IC APPLICATIONS

NOTES

III BTECH, ECE

1st SEMESTER(2022-23)

R20

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



(UGC AUTONOMOUS)

Accredited by NAAC & NBA, Approved by AICTE, Permanently Affiliated to JNTUH

Bhaskar Nagar, Yenkapally (v), Moinabad (m),

Hyderabad-500075, Telangana, India

AY 2020-21	J. B. Institute of Engineering and Technology	B.Tech: ECE				
Onwards	(UGC Autonomous)	III Year – ISem				
Course Code: J314C	IC APPLICATIONS	L	Т	Р	D	
Credits: 3		3	0	0	0	<u>Syllabus</u>

Pre-requisite: Electronic devices and circuits

Switching Theory & Logic Design, Pulse & Digital Circuits

Course Objectives:

1. To introduce the basic building blocks of linear integrated circuits.

2. To teach the linear and non – linear applications of operational amplifiers.

3. To introduce the theory and applications of analog multipliers and PLL.

4. To introduce the concepts of waveform generation and introduce some special function ICs.

5.To understand and implement the working of basic digital circuits

MODULE 1:

Unit 1: Introduction to Linear Integrated Circuits

Ideal and Practical Op-Amp, Op-Amp Characteristics, DC and AC Characteristics, Features of 741 Op-Amp, Modes of Operation - Inverting, Non-Inverting, Differential

Unit 2: Non-Linear Applications of OP-AMP

Instrumentation Amplifier, AC Amplifier, Differentiators and Integrators, Comparators, Schmitt Trigger, Introduction to Voltage Regulators, Features of 723 Regulator, Three Terminal Voltage Regulators.

MODULE 2:

Unit 1: Introduction to IC-555 Applications

Introduction to Active Filters, Characteristics of Band pass, Band reject and All Pass Filters, Analysis of 1st order LPF & HPF Butterworth Filters, Waveform Generators – Triangular, Saw tooth, Square Wave, IC555 Timer -Functional Diagram, Monostable, and Astable Operations, Applications.

Unit 2: Timer and Phase Locked Loops(PLL)

Applications

IC565 PLL – Block Schematic, Description of Individual Blocks, Applications.

UNIT-1

Integrated Cincuits and Operational Amplifier					
Definition of IC : The Integrated circuit (01) IC is a					
miniature, low cost electronic circuit consisting of					
active and passive components that are inneparably					
joined together on a single crystal chip of silicon.					
Advantages of Ics:					
1. Miniaturization and hence increased equipment					
density					
2. cost reduction due to batch processing					
3. Increased system neliability due to elimination					
of soldered joints					
4. Improved functional performance					
5. Increased operating speeds					
6 Reduction in power consumption.					
classification of IC's :					
I Based on mode of operation:					
a) Digital IC'S b) Linean IC'S					
(a) <u>Digital IC's</u> ; Digital IC's are complete					
functioning logic networks that are equivalents					
of basic transistor logic circuits.					
Ex: Gates, counters, multiplexens, demultiplexens,					
shift negistens.					


Linean IC's: Linean IC'S are equivalents of discrete transiston networks, such as amplifiens, filtens, frequency multipliens and modulators that often require additional external components for satisfactory operation.

Ex: OP-AMPS

I Based on Fabrication

a) Monolithic Ic's b) Hybrid Ic's a) <u>Monolithic Ic's</u>: In monolithic Ic's all components (active and passive) are formed simultaneously by a diffusion process. Then a metallization process is used in interconnecting these component to form the desired circuit.

b) <u>Hybrid</u> <u>IC's</u>: In Hybrid IC's, passive component (Such as resistons and capacitons) and the interconnections between them are formed on an insulating substrate, the substrate is used as a chassis for the integrated components. Active components such as transistons and diodes as well as monolithic integrated circuits, are then connected to form a complete circuit.



Manufacturers Designations for integrated circuits Each manufacturer uses a specific x and assigns a specific type number to the Ic's it produces. That is, each manufacturer uses its own identifying initials followed by its own type number.

For example, the 741 type of internally compensated op-Amp was originally manufactured by Fairchild and is sold as the MA741, where MA Represents the identifying initials used by fair. Chaild. Initials used by some of the well known Manufacturers of Linear Ic's are as follows

Fainchild : MA, MAF

National SemiConductor : LM, LH, LF, TBA

Motorola : MC, MFC

Texas instruments : SN

RCA : CA, CD Signetics ; N/S, NE/SE, SU


BUAN BAOWN ; BB

Fairchild's original MA 741 is also manufactured by Various other manufacturers under their own designations, as follows. -

National semiconductor	LM 741					
Motorola	MC1741					
RCA	CA 3741					
Texas Instruments	SN 52741					
signetics	N5741.					
Temperature ranges of Ic's:						
All Ic's manufactured fall in to one of the three						
basic temperature grades.						
1. Military temperature stange -55°C to 125°C						
2. Industrial temperature gange -20°C to +85°C						
3. commercial temperature siange o'c to t70°C.						
Applications of IC						
Ic's have become a vital part of modern						
electronic circuit design they are used in						
1. Computer Industry						
2. Automobile Industry						
3. Home appliances						
4. communication						
5. control systems						
where they permit miniaturization and						
superior performance not possible with						
discuete Components.						


OPERATIONAL AMPLIFIER (OP-AMP) * An Impontant Linean IC is operational Amplifien. * the operational Amplifier is a multiterminal device which internally is quite complex. * OP-AMP is a direct coupled high gain Amplifier * op-Amp can be used to amplify both a.c and d.c signals. * st is used to perform a Variety of mathemati--cal operations such as Addition, subtraction, log, Antilog, Differentiation, Integration etc. Hence the Due to its use in performing mathematical operations, it has been given a name 'operational Amplifien' * Earlier op-Amps were designed by Using Vaccum tubes, Hence the op-Amps were bulky, power consuming and expensive. * Between 1964 to 1968 the popular 741 integrated circuit op-Amp was introduced by Robert j-widlar * the IC vension of OP-AMP Uses BJT's and FET'S which are fabricated along with the other supporting components on a single semi conductor chip. Advantages: Low cost, small size, vensatile, flexible

Applications : communications, computers, power and signal sources, process control, displays and measuring systems. op-Amp symbol and Terminals : op-Amp symbol: The circuit schematic of an op-Amp is a triangle as shown in figure below. two input terminals and one output has 9t terminal Inventing output input terminal. Non Inverting input packages : There are three popular packages available 1. The metal can (TO) package 2. The flat package (or) flat pack 3. The dual - in - Line package (DIP) OP-AMP Terminals: OP-Amps have five basic terminals, that is 1. Two input terminals 2. one output terminal 3. Two power supply terminals.



Powen Supply connections;

The $\pm V_{CC}$ and $-V_{EE}$ power Supply terminals are connected to two dc Voltage Sources. The $\pm V_{CC}$ is connected to the positive terminal of one source and $-V_{EE}$ is connected to the negative terminal of other source. where the two sources are 15V batteries each. These are typical Values, but in general, the power supply Voltage may Plange from about $\pm 5V$ to $\pm 22V$. The common terminal of $\pm V_{CC}$ and $-V_{EE}$ is connected to a reference point or ground.




The Ideal operational Amplifier:


The schematic symbol of an op-Amp is shown in figure below. The - and + symbols at the input refer to inventing and non inverting input terminals Respectively. ie of $V_1=0$, output V_0 is 180° out of phase with input signal V_2 .

And when $v_2 = 0$. Output vo will be imphase with the input signal applied at VI. $V_{2} \xrightarrow{\rightarrow i_{2}=0} V_{d} \xrightarrow{} V_{d}$ Fig(a): Ideal op_Amp The op-Amp is said to be ideal if it has the following characteristics. 1. Infinite voltage gain AOL = 00 since gain is oo, the voitage between the inverting and non inverting terminals ie differential input voltage Vd = V1-V2 is essentially zero for finite output voltage Vo. $A_{0L} = \frac{V_0}{V_A} = \infty \implies V_A = 0 = V_1 - V_2$ 2. Infinite input mesistance (R: = 00): Because of infinite input resistance the ideal op-Amp draws no current at both the input terminals i.e. $i_1 = i_2 = 0$. so that almost any signal source can drive it and there is no loading of the preceding stage.

6

3. zero output Resistance (Ro=0) so the output can drive an infinite number of other sources. 4. Infinite Band width $(BW = \infty)$ so that any frequency signal from o to a Hz can be amplified with out attenuation 5. offset vortage Vof = 0 ie when $V_1 = V_2 = 0$, $V_0 = 0$ 6. common mode Rejection Ratio (CMRR) = 00 7. slew nate $(SR) = \infty$ the output voltage changes occur 50 simultaneously with input voltage changes. Practical OP-AMP [Equivalent circuit of OP-AMP]: The ideal op-Amp characteristics can never be realized in practice . There are practical op-Amps that can be made to approximate some of these characteristics. using a negative feedback amangement. the physical Amplifier is not a ideal one so the characteristics of practical op-Amp an





For the above circuit $A_{0L} \neq \infty$, $R_i \neq \infty$ and $R_0 \neq 0$. It can be seen that op-Amp voltage controlled voltage source and $A_{0L}V_d$ is an equivalent the vinin voltage Source and R_0 is the the vinin equivalent resistance looking back in to the output terminal of an op-Amp.

the equivalent circuit is useful in analyzing the basic operating principles of op-Amps. For the above circuit, the output Voltage is

Vo = AOL Vie

 $V_0 = A_{0L} (V_1 - V_2)$

the equation shows that the op-Amp amplifies the difference between the two input voltages.

.

open loop operation of op-Amp: (op-Amp without feedback) The simplest way to use an op-Amp is in the open loop mode Val + Vo V2 V1 + Vo

Refer to the above figure, where signals V1 and V2 are applied at non investing and investing input terminals Respectively.

since the gain is infinite, the output Voltage No is either at its positive saturation voltage (+Vsat) or negative saturation Voltage.

 $Sf \quad V_1 > V_2 \implies V_0 = + V_{sat} = + V_{cc}$

 $V_1 < V_2 \implies V_0 = -V_{sat} \simeq -V_{cc}$

Here the output assumes one of the two possible output states, that is +Vsat at -Vsat and the amplifier acts as a switch only.


This has limited number of applications such as voitage comparator, zero Guming detector etc. open loop op-Amps are not used in linear For practical op-Amp (open loop) applications.


 $V_2 = 0$ V_0


Assume AOL = 105 $V_0 = A_{0L}V_d = A_{0L}(V_1 - V_2)$ VO = AOL VI case 1: $9f V_{1} = 1 \mu V \implies V_{0} = 10^{5} \times 10^{6} = 0.1 V$ case 2: $v_0 = 100 \text{ V} = 100 \text{ V} = 100 \text{ V}$ To consider case (2): output voltage 100 V is not possible, because output voltage cannot be greater than supply voltage. so output is saturated 50 Vo = + Vsat ~ + Vcc similarly st V1=0 $\frac{case}{1} = \frac{1}{9} \frac{1}{1} \frac{1}{1}$ $\frac{\text{case 2}}{\text{sec 2}} \quad \text{sec 2} \quad \text{sec$ open loop op-Amp configurations: there are three open loop op-Amp configurations + Differential Amplifier 2. Inventing Amplifier 3. Non inventing Amplifier. 1. Differential Amplifier: Figure shows the open loop differential Amplifier in which input signals Vinjand Vinzare opplied to the positive and Negative input terminals.

Since the op-Amp amplifies the difference between
the two input signals, this configuration is called
the differential amplifier.

$$V_{1}$$
 + Vec
 V_{2} + Vec
 V_{2} + Vec
 V_{3} + Vec
 V_{4} + Vec
 V_{5} = V_{5} + V_{5} + V_{5} = V_{5} = V_{5} + V_{5} + V_{5} = V_{5} + V_{5} + V_{5} = V_{5} + V_{5}







Here Fig! Ideal voltage transfer CURVE Here Ideal because output offset voltage is assumed to be zero.

-Vsat

From the graph we can say that the ouput Voltage is directly proportional to the input difference Voltage only until it Aeaches the saturation voltages and that thereafter output voltage Aemains constant. Feedback in Ideal OP-AMP: (Negative feedback)

The utility of an op-Amp can be greatly increased by providing Negative feed back. The output in this case is not driven in to saturation and the circuit behaves in a linear manner. There are two basic feed back connections used. In order to understand the operation of these circuits, we make two realistic simplying assumptions. If the current drawn by either of the input terminals (non inverting and inverting) is negligible 2. The differential input voltage Vd between noninverting and inverting input terminals is essentially Zero.

Inventing Amplifien:

The cincuit of Inventing Amplifier circuit is shown in figure below.





Fig: Inverting Amplifier

The output Voltage Vo is fedback to the inventing input terminal through the Rf-Ri network where Rf is the feedback resistor. Input signal Vi (ac on de) is applied to the inverting input terminal through Ri and non inverting input terminal of OP-Amp is grounded. Analysis

Analysis:

For simplicity, assume an ideal op-Amp. As Vd=0, node 'a' is at ground potential and the current if through R_1 is $i_1 = \frac{V_1}{R_1} \longrightarrow 0$


Also since op-Amp draws no current, all the current flowing through RI must flow through Rf. The output voitage From the circuit $i_1 = \frac{V_i - V_a}{R_i} = \frac{V_i - o}{R_i} = \frac{V_i}{R_i} \longrightarrow (2)$ $i_1 = \frac{V_a - V_o}{R_f} = \frac{o - V_o}{R_f} = -\frac{V_o}{R_f} \longrightarrow 3$ ٤ = 3 $\frac{V_i}{R_i} = \frac{-V_0}{R_f} \implies A_{cL} = \frac{V_0}{V_i} = \frac{-R_f}{R_i},$ The negative sign indicates a phase shift of 180° between Vi and Vo. Also since inventing input terminal is at Virtual ground, the effective input impedance is R1. The value of Ri should be kept fairly large to avoid loading effect. Problem Design an Amplifier with a gain of -10 and input resistance equal to lokr. solution! since the gain of the amplifien is negative, an inventing amplifien has to be made. The gain of inventing amplifien is $A_{CL} = \frac{-\kappa_f}{R_L}$ $-10 = \frac{-R_f}{R_i} \implies$



d) Total current $i_0 = i_1 + i_L = 0.1 + 0.4$ $i_0 = 0.5 \text{ mA}$.

In an inventing amplifier, for a tre input output will be -re, therefore the direction of to is as shown in figure above Practical Inventing Amplifien:

For a practical op-Amp the expression for the closed loop voltage gain should be calculated using the low frequency model of inverting Amplifien The equivalent circuit of a practical inverting amplifien is shown in figure below.



This cincuit can be simplified by replacing the signal source V: and Resistons R, and R: by the vinin's equivalent as shown in figure below, which is analysed to calculate the exact expression for closed loop gain Ach and input impedance Rif.




Fig: Simplified circuit by using the vinin's equivalent the input impedance R_i of an Op-Amp is usually much greater than R_i , so we may assume $Veq \cong V_i$ and $Req = R_i$.

From the output loop in figure (b)

$$V_{0} = iR_{0} + A_{0L}V_{d} \longrightarrow 0$$
Also $V_{d} + iR_{f} + V_{0} = 0 \longrightarrow (3)$
putting the value of V_{d} from $e_{f}(3)$ to $e_{f}(0)$ and
simplifying
$$V_{0} = iR_{0} + A_{0L} (-iR_{f} - V_{0})$$

$$V_{0} (i+A_{0L}) = i(R_{0} - A_{0L}R_{f}) \longrightarrow (3)$$
Also the KVL loop equation gives
$$V_{i} = i(R_{1}+R_{f}) + V_{0} \longrightarrow (4)$$
putting the value of i from $e_{f}(3)$ in $e_{f}(3)$
and solving for closed loop gain
$$A_{cL} = \frac{V_{0}}{V_{i}}$$

$$V_{i} = \frac{V_{0}(i+A_{0L})}{R_{0} - A_{0L}R_{f}} \quad (N_{i} = R_{i} + R_{f}) + V_{0}$$

$$V_{i} = \frac{V_{0}(i+A_{0L})}{R_{0} - A_{0L}R_{f}} \quad (N_{i} = R_{i} + R_{f}) + V_{0}$$

$$V_{i} = \frac{V_{0}(i+A_{0L})}{R_{0} - A_{0L}R_{f}} \quad (N_{i} + R_{f}) + V_{0} = N_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} (R_{0} - A_{0L}R_{f}) = V_{0} (I + A_{0L}) (R_{1} + R_{f}) + V_{0} = N_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} (R_{0} - A_{0L}R_{f}) = V_{0} (I + A_{0L}) (R_{1} + R_{f}) + V_{0} = N_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} (R_{0} - A_{0L}R_{f}) = V_{0} (I + A_{0L}) (R_{1} + R_{f}) + V_{0} = N_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} (R_{0} - A_{0L}R_{f}) = V_{0} R_{i} + V_{0}R_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} (R_{0} - A_{0L}R_{f}) = V_{0}R_{i} + V_{0}R_{0} - V_{0}A_{0}R_{f}$$

$$V_{i} \left(R_{0} - A_{0L} R_{f} \right) = V_{0} \left(R_{0} + R_{f} + R_{1} \left(1 + A_{0L} \right) \right)$$

$$A_{CL} = \frac{V_{0}}{V_{i}} = \frac{R_{0} - A_{0L} R_{f}}{R_{0} + R_{f} + R_{1} \left(1 + A_{0L} \right)}$$

$$\left[\begin{array}{c} \$f \quad A_{0L} >> 1 \\ A_{CL} = \frac{R_{0} - A_{0L} R_{f}}{R_{0} + R_{f} + A_{0L} R_{1}} \quad \text{and} \quad A_{0L} R_{1} >> R_{0} + R_{f} \\ A_{CL} = \frac{-R_{f}}{R_{1}} \\ \end{array} \right]$$

$$\frac{I_{R}Put}{R_{c} + R_{f}} \xrightarrow{Resistance} \frac{R_{i}f}{R_{i}} := F_{A}cm \quad fig(8)$$

$$\frac{R_{i}f}{R_{i}f} = \frac{V_{d}}{i}$$


$$\frac{V_{d} + i \left(R_{f} + R_{0} \right) + A_{0L} V_{d} = 0}{V_{d} \left(1 + A_{0L} \right)} = - \left(R_{f} + R_{0} \right) i$$

$$\frac{R_{i}f}{I} = \frac{V_{d}}{i} = \frac{-\left(R_{f} + R_{0} \right)}{I + A_{0L}}$$

Non inventing Amplifien:

If a signal (ac or dc) is applied to the noninventing input terminal and feedback is given as shown in figure below.

The circuit amplifies with out inventing the input signal. Such a circuit is called non-inventing amplifier. It may be noted that it is also a negative feed-back system as feed back is being fed back to the inventing input terminal.



Problem: In the circuit shown in figure below let
$$R_{1}=5ka$$
,
 $R_{f} = 20 \text{ k.r.}$ and $V_{i} = 1 \text{ V. A}$ load gresistor of 5 K.r. is
connected at the output. calculate
(1) V_{0} (ii) A_{CL} (iii) the load cument i_{L} (iv) the output
connect is indicating problem direction of flow.
Solution:
(i) $V_{0} = \left(1 + \frac{R_{f}}{R_{I}}\right) V_{i} = \left(1 + \frac{20 \text{ k.r.}}{5 \text{ k.r.}}\right) (iv) = 5v$
(ii) $A_{CL} = \frac{V_{0}}{V_{i}} = \frac{5v}{iv} = 5$
(iii) $A_{CL} = \frac{V_{0}}{V_{i}} = \frac{5v}{iv} = 5$
(iii) $A_{CL} = \frac{V_{0}}{V_{i}} = \frac{5}{5 \text{ k.r.}} = 1 \text{ mA}$
(iv) $i_{L} = \frac{V_{0}}{R_{L}} = \frac{5}{5 \text{ k.r.}} = 1 \text{ mA}$
(iv) $i_{0} = i_{L} + i_{1} = 1 \text{ mA} + 0.2 \text{ mA} = 1.22 \text{ mA}$
the op-Amp output current is flows outwards from
the output junction.

practical Non-Inventing Amplifien:
The analysis of practical non-inventing Amplifier
can be performed by using the equivalent circuit shown
in figure bolow.
Rf
RI
(Vd+Vi)
Vd Ri
Vd Ri
Vd Ri
Vd Ri
Vd Vd
Fig: Equivalent circuit of Non inventing Amplifier using
Low frequency model.
writing kcl at the input Node

$$(V_0 - (V_d + V_i))Y_f = (V_d + V_i)Y_1 + V_d Y_i$$

 $Y_4 V_0 = V_d (Y_1 + Y_1 + Y_4) + V_i (Y_1 + Y_4) \rightarrow 0$
writing kcl at the output node
 $(V_0 + (V_d + V_i))Y_f = (V_0 - A_{0L} V_d)Y_0$
 $V_0 (Y_f + Y_0) = V_d (A_{0L} Y_0 + Y_f) + Y_f V_i \rightarrow 0$
From Eq. 0. $V_d = \frac{Y_f V_0 - (Y_1 + Y_f) V_i}{Y_1 + Y_4} \rightarrow 3$
Substitute Eq. 3 in Eq. 0, After simplifying

$$A_{cL} = \frac{V_{0}}{V_{i}} = \frac{A_{0L} Y_{0} (Y_{1} + Y_{f}) - Y_{f} Y_{L}}{(A_{0L} - 1) Y_{0} Y_{f} - (Y_{1} + Y_{i}) (Y_{0} + Y_{f})}$$
This is the nequined closed loop gain of practical NOM inventing Amplifier.

$$\left[F_{0A} \text{ Ideal Amplifier.}, A_{0L} \rightarrow \emptyset, \text{ so using in } \mathcal{E}_{q}(\widehat{\Phi}), \\ \text{we get} \\ A_{cL} = \frac{A_{0a} Y_{0} (Y_{1} + Y_{f}) - \frac{Y_{f} Y_{i}}{A_{0L}} - \frac{(Y_{1} + Y_{i}) (Y_{0} + Y_{f})}{A_{0L}} \right|_{A_{0L} \rightarrow \emptyset} \\ A_{cL} = \frac{Y_{0} (Y_{1} + Y_{f})}{Y_{0} Y_{f}} = 1 + \frac{Y_{1}}{Y_{f}} \simeq 1 + \frac{R_{f}}{R_{1}} \\ \text{Vintual Ground:} \\ \text{The differential input voltage V_{d} between the non inventing and inventing tenminals is essentially zero. This is obvious because even if output voltage is few volts, due to large open loop gain of op-Amp, the difference voltage V_{d} at the input terminals is almost zero. \\ \underline{St} \text{ of output Voltage is lov and the A_{0L} is 10^{+} then } \\ V_{0} = V_{d} A_{0L} \\ \end{array}$$

$$V_d = \frac{V_0}{A_{0L}} = \frac{10}{104} = 1 MV$$

Hence V_d is Veny Small. As $A_{OL} \rightarrow \infty$, the differential voltage $V_d \rightarrow 0$, and assumed to be zero for analysing the circuits. $V_d = \frac{V_0}{A_{OL}} \Rightarrow V_1 - V_2 = \frac{V_0}{A_{OL}} = \frac{V_0}{\infty} = 0$ $V_1 = V_2$ $V_1 = V_2$ $V_1 = V_2$ $V_1 \rightarrow I$ $V_1 = V_2$ $V_1 \rightarrow I$ $V_1 = V_2$ $V_2 \rightarrow I$ $V_1 = V_2$ $V_2 \rightarrow I$ $V_1 = V_2$ $V_2 = V_2$ $V_1 = V_2$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_1 = V_2$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_1 = V_2$ $V_2 \rightarrow I$ $V_3 \rightarrow I$ $V_1 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_3 \rightarrow I$ $V_1 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_3 \rightarrow I$ $V_3 \rightarrow I$ $V_1 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_3 \rightarrow I$ $V_1 \rightarrow I$ $V_2 \rightarrow I$ $V_2 \rightarrow I$ $V_3 \rightarrow I$ $V_3 \rightarrow I$ $V_3 \rightarrow I$ $V_3 \rightarrow I$ $V_1 \rightarrow I$ $V_2 \rightarrow I$ $V_3 \rightarrow I$

Thus we can say that under linear Mange of operation there is virtually short cincuit between the two input terminals, in the sense that their Voltages are same. No correct flows from input terminals to the ground.

The above figure shows that the concept of Vintual ground. The thick line indicates the Vintual short between the input terminals.

Now if the non-inventing terminal is grounded by the concept of Vintual short, the inventing terminal is also at ground potential, though there is no physical connection between the inverting terminal and the ground. This is the principle of Vintual ground.

Voltage Follower:
In the Non-inverting amplifien if Rf=0 and
R1=00, we get the modified circuit shown in figure
below


$$v_i + \frac{1}{2}$$

Here $V_b = V_i$ and $V_a = V_b$
 $\therefore V_a = V_i$
Now $V_0 = V_a$ and $V_0 = V_i$
That is the output voltage is equal to imply voltage
both in magnitude and phase. In other words we
can say that the output voltage follows the input
Voltage exactly. Hence the circuit is called a
Voltage Follower'.
gt is also called buffer Amplifier. Unity gain
amplifier and isolation Amplifier.
Advantages:
I- Input impedance in Very high (ic Mr), low
potput impedance. therefore it draws neglégible
current from the source. Thus a voltage fellower

may be used as buffer for impedance matching that is, to connect a high impedance source to a low impedance load.

2. 9t has large band width Differential Amplifien:

A circuit that Amplifies the difference between two signals is called a difference or differential amplifier. This type of the amplifier is very useful in instrumentation circuits.



 $\frac{V_2 - V_3}{R_1} = \frac{V_3 - V_0}{R_2}$

and

$$\begin{pmatrix} \frac{1}{R_1} + \frac{1}{R_2} \end{pmatrix} V_3 = \frac{V_1}{R_1}$$

 $\frac{V_1 - V_3}{P_1 - V_3} = \frac{V_3}{R_2}$

After simplifying

$$V_0 = \frac{R_2}{R_1} \left(V_1 - V_2 \right)$$

Such a circuit is Very useful in detecting Very small differences in signals. Since the gain $\frac{R_2}{R_1}$ can be chosen to be Very large For example of $R_2 = 100 R_1$, then a small difference $N_1 - N_2$ is amplified 100 times.

Difference mode and common mode Gains. Output of a differential amplifier

$$V_{0} = \frac{R_{2}}{R_{1}} \left(V_{1} - V_{2} \right) \longrightarrow \textcircled{}$$

If $V_1 = V_2$ then $V_0 = 0$. That is the signal common to both inputs gets cancelled and produces no output voltage. This is true for an ideal op-Amp, however a practical op-Amp exhibits some small response to the common mode component of the input voltages too.

For example, the output V_0 will have different Value for cases (i) with $V_1 = 100 \mu V$ and $V_2 = 50 \mu V$ (ii) with $V_1 = 1000 \mu V$ and $V_2 = 950 \mu V$ even though the difference signal $V_1 - V_2 = 50 \,\mu V$ in both the cases.

the output voltage depends not only upon the difference signal Vd at the input, but is also affected by the average voltage of the input signals, called the common-mode signal VcM defined as

$$V_{\rm CM} = \frac{V_1 + V_2}{2}$$

For differential amplifier, though the circuit is symmetric, but because of the mismatch the gain at the output with Respect to the positive terminal is slightly different in Magnitude to that of the negative terminal so even with the same voltage applied to both inputs, the output is not Zero. The output therefore must be expressed as

 $V_0 = A_1 V_1 + A_2 V_2 \longrightarrow (2)$

where $V_1 = Voltage$ multiplication from input 1 to the output with input 2 grounded $V_2 = Voltage$ Multiplication from input 2 to the output with input 1 grounded. Since $V_{cm} = \frac{V_1 + V_2}{2}$ and $V_d = (V_1 - V_2)$ $V_1 = V_{cm} + \frac{1}{2}V_d \longrightarrow 3$ $V_2 = V_{cm} - \frac{1}{2}V_d \longrightarrow 4$ Substitute the value of V_1 and V_2 in eq. (2), we get $V_0 = A_{DM} V_d + A_{LM} V_{CM} \longrightarrow (4)$ where $A_{DM} = \frac{1}{2} (A_1 - A_2)$

 $A_{cm} = A_1 + A_2$

The voltage gain for the difference signal is ADM and that for the common mode signal is ACM Common mode Rejection Ratio:

the relative sensitivity of an OP-Amp to a difference signal as compared to a common mode signal is called common mode Rejection Ratio (CMRR) and gives the figure of merit (P) for the differential amplifier. So, CMRR is given by

$$P = \left| \frac{A_{DM}}{A_{cM}} \right|$$


and is usually expressed in decibels (dB) For example, the MA741 Op-Amp has a minimum CMRR of TO dB.

we should have A_{JM} large, Acm should be zero ideally. so, higher the value of CMRR, better is the op-Amp.

Problem:
Determine the output of a differential amplifier
for the input voltages of 300 µv and 240 µv. The
differential gain of the amplifier is 5000 and the
value of CMRR is (j) 100 (ii) 10⁵.
Solution:
CARR = 100, V₁ = 300 µv, V₂ = 240 µv
V_d = V₁ - V₂ = 300 µv - 240 µv = 60 µv
V_d = V₁ - V₂ =
$$300 µv - 240 µv = 60 µv$$

V_{cm} = $\frac{V_1 + V_2}{2}$ = $\frac{300 µv + 240 µv}{2}$ = 270 µv
Abm = 5000
CMRR = $\frac{A_{DM}}{A_{CM}} \Rightarrow A_{CM} = \frac{A_{DM}}{CMRR} = \frac{5000}{100}$
 $\Rightarrow A_{CM} = 50$
V₀ = A_{DM} Vd + Acm Vem
V₀ = $(5000 \times 60 µv) + (50 \times 210 µv)$
V₀ = $313 \cdot 5mv$.
Case 2 : CMRR = 10^5 , V₁ = $300 µv$, V₂ = $240 µv$
CMRR = $\frac{A_{DM}}{A_{CM}} \Rightarrow A_{CM} = \frac{A_{DM}}{CMRR} = \frac{5000}{10^5} = 10^5$


However with Rcomp in the used, is given by $V_{oT} = \left(1 + \frac{R_f}{R_I}\right) V_{ios} + R_f I_B V_{oT} = \left(1 + \frac{R_f}{R_I}\right) V_{ios} + R_f I_{os}$ Many op-Amps provide offset Compensation pins to nullify the off set voltage. Figure below gives the connections for the 741 OP-Amp. The manufacturens recomment that a loke potentiometer potentioneter be placed across offset null pins 1 and 5 and the wiper be connected to the negative supply pint. The position of the wiper is adjusted to nullify the output offset voitage. R2 RI ٧₀ Thermal Drift! Bias connent, offset connent and offset voltage change with temperature. A circuit carefully nulled at 25° c may not remain so when the temperature rises to 35°c. This is called drift. offset convent drift is expressed in nA/oc and offset voitage drift in mv/°c. These indicate the change in offset for each degree celcius change in temperature.



or negative with respect to ground. Therefore the Max offset voltage at the output of an inverting and hon inverting amplifier without any compensating technique

Input offset Voltage:

Inspite of the use of the above compensating techniques, it is found that the output voltage may still not be zero with zero input voltage. This is due to unavoidable imbalances inside the Op-Amp and a small voltage is to be applied of the input terminals to make output voltage zero. This voltage is called input offset voltage Vios. This is the voltage required to be applied at the input for making output voltage to zero volts as shown in figure below.



Fig(a): op-Amp showing input offset voltage.

Figure shows the non-inventing and Inventing Amplific ckts R_{i} r_{i} V_{i} V_{i} V_{i} R_{i} V_{i} V_{i} V_{i

Fig(b): Non Inventing Amplifier Fig(c) ! Inventing Amplifier 9f V: is set to zero, the above circuits become the same a shown in figure below.

To obtain high input Resistance R, must be kept
lange. With RI lange, the feedback Resiston Rf must
also be high so as to obtain Reasonable gain.
The T-feedback network is a good solution. This
Will allow lange feedback Resistance while keeping
the Resistance to ground (seen by the inventing ilp)
low as shown in the dotted lines.
The T-network provides a feedback Signal as if the
network were a Single feedback Resiston
By T to TT Convention

$$R_f = \frac{Rt^2 + 2RtRs}{R_5}$$
.
To design a T-network, first fick
 $R_t << R_f$ then Calculate $R_f = \frac{Rt^2}{R_f - 2Rt}$.
 $R_f = \frac{Rt}{R_f}$ and $R_f = \frac{Rt}{R_f} + \frac{Rt}{R_f}$.
Fig: Inventing Amplifien with T-feedback Network

kci at node a' gives

$$I_{B}^{-} = I_{1} + I_{2} \implies I_{2} = I_{B}^{-} - I_{1}$$

$$I_{2} = I_{B}^{-} - \left(I_{B}^{+} \frac{R_{comp}}{R_{1}}\right) \rightarrow (0)$$
Again
$$I_{2} = \frac{V_{0} + V_{q}}{R_{f}} \implies V_{0} = I_{2}R_{f} - V_{1}$$

$$V_{0} = I_{2}R_{f} - I_{B}^{+} (R_{comp})$$

$$\Rightarrow V_{0} = \mathbf{E} \left(I_{B}^{-} - \frac{I_{B}^{+} R_{comp}}{R_{1}}\right)R_{f} - I_{B}^{+} R_{comp}$$

$$V_{0} = \left(I_{B}^{-}\right) - \left(I_{B}^{+} \left(\frac{R_{comp}}{R_{1}} + R_{comp}\right)\right)\right)$$

$$V_{0} = I_{B}^{-}R_{f} - I_{B}^{+} R_{comp} \left(1 + \frac{R_{f}}{R_{1}}\right)$$

$$V_{0} = I_{B}^{-}R_{f} - I_{B}^{+} \frac{R_{f}R_{1}}{R_{f}+R_{1}} \left(\frac{R_{f}+R_{1}}{R_{1}}\right)$$

$$V_{0} = R_{f} \left(I_{B}^{-} - I_{B}^{+}\right)$$

Input offset Cunnent :


Bias concent compensation will WOAK if both bias concents I_B^+ and I_B^- are equal. Since the input transistors cannot be made identical, there will always be some small difference between T_B^+ and T_B^- . The difference is called the offset cornent Ios and Can be written as

$$|I_{OS}| = I_B^+ - I_B^-$$

The absolute value sign indicates that there is no way to predict which of the bias currents will be larger.

OFFSET CULLENT IOS FOR BJT OP-AMP is 200 hA FET OP-AMP is 10 PA.

Even with bias coment compensation, offset coment will produce an output voltage when the input voltage V: is zero. Rf




Ket at mode a For compensation ve should be zero for $V_i = 0$, that is from \mathcal{E}_{q} () $V_2 = V_1$ so that $I_2 = \frac{V_1}{R_f}$ ket at node a gives $I_B = I_2 + I_1 = \frac{V_1}{R_f} + \frac{V_1}{R_1}$ Assuming $I_B = I_B^+$ $V_1 \left(\frac{1}{R_f} + \frac{1}{R_1}\right) = I_B^+$ From \mathcal{E}_{q} (2) $V_1 \left(\frac{1}{R_f} + \frac{1}{R_1}\right) = \frac{V_1}{R_{comp}}$ $=) \frac{1}{R_{comp}} = \frac{1}{R_f} + \frac{1}{R_1}$

 \Rightarrow Rcomp = R₁||Rf

That is to compensate for bias currents, the corresponding resistor \mathcal{R}_{comp} should be equal to the parallel combination of resistors tied to the inverting input terminal.

The Effect of input bias: current in a noninventing amplifier can also be compensated by placing a compensating nesistor, R_{comp} in Series with the input signal V: as R_{I} there $R_{comp} = R_{I} || R_{f}$. Here $R_{comp} = R_{I} || R_{f}$. For example, For a 741 op-Amp, with a $Rf = IM\Lambda$ $V_0 = I_B Rf = 500 nA \times IM\Lambda = 500 mV$ with ZERO input, because of bias cunnents, the output is driven to soomv This Effect can be compensated for as shown in fig(c) where a compensation Aesiston Rcomp has been added between the non-inverting terminal and ground. Rf



CURRENT IB⁺ flowing through the compensating Resistor R_{comp} develops a voltage V, across it. Then by KVL we get

$$V_0 = V_2 - V_1 \longrightarrow (1)$$

By selecting proper value of Rcomp, V2 can be cancelled with V1 and the output V0 will be zero. The value of Rcomp is derived as

$$V_{1} = I_{B}^{+} R_{comp}$$

$$I_{B}^{+} = \frac{V_{1}}{R_{comp}} \longrightarrow 2$$
Now $V_{a} = -V_{1} \implies I_{1} = \frac{V_{0}(-V_{1})}{R_{1}} = \frac{0+V_{1}}{R_{1}} = \frac{V_{1}}{R_{1}}$
Also $I_{2} = \frac{V_{2}}{R_{f}}$

Even though both the transistons are identical,
$$T_B$$

and T_B^+ are not equal due to internal imbalances
between the two inputs.
Manufacturens specify input bias current T_B as the
average value of the base currents entening in to the
tenminals of an OP-Amp.
so $T_B = \frac{T_B^+ + T_B^-}{2}$
For $741 \times opAmp \rightarrow T_B = 500 \text{ A}$ ($T_B^+ = T_B^- = 500 \text{ A}$)
For FET OP-Amp $\rightarrow T_B = 500 \text{ A}$.
consider the basic inventing Amplifier
 $V_1 \rightarrow T_{1=0}$ V_2 $V_1 \rightarrow T_B^-$
Fig (b): Inventing Amplifier with bias cuarents
gf the input voltage $V_1 = 0$, V_0 should also be zero
 $T_2 = \frac{V_0 - V_2}{T_1 = T_B}$
 $T_2 = \frac{V_0 - V_2}{R_F} = T_B^-$
 $V_0 - 0 = T_B^- R_F = V_0 = T_B^- R_F$

Openational Amplifier characteristics

De Chanactenistics: An ideal op-Amp draws no connent from the source and its nesponse is also independent of tempenature. However a real op-Amp doesn't work this way. corrent is taken from the source in to the op-Amp inputs. Also the two inputs nespond differently to connent and voltage due to mismatch in transistons. A neal op-Amp also shifts its operation with tempenature. These non-ideal de chanactenistics that add ennon components to the de output voltage are

- 1) Input Bias CURRENT
- 2) Input offset Cunnent
- 3) Input offset Voltage
- 4) Thermal Drift.

1) Input Bias current:

practically input terminals conduct a small value of dc current to bias the input transistors. The base currents entening in to the inventing and non inventing terminals are shown as I_B^- and I_B^+ grespectively. (Fig(a)) $\xrightarrow{\rightarrow I_B^+}$ Fig: Input Bias Currents

there are very few circuit techniques that can be used
to minimize the effect of drift. Caneful printed Circuit
board layout must be used to keep op-Amps away from
Source of heat. Forced air cooling may be used to
stabilize the ambient temperature.
problem:
a) For the non-inverting amplifien of
$$R_1 = 1KR$$
 and
 $R_f = 10KR$. Calculate the maximum output offset voltage
due to Vies and IB. the op-Amp is LMBOT with
 $V_{10S} = 10MV$ and IB = 300NA, Ios = 50NA.
b) calculate the value of Rcomp needed to beduce the
effect of IR
comp as calculated in (b) is connected in the circuit
solution:
a) $V_{0T} = \left(1 + \frac{R_f}{R_1}\right) V_{10S} + R_f IB$
 $V_{0T} = \left(1 + \frac{R_f}{R_1}\right) (0 mv) + (10KR)(300NR) = 113 mV$
b) the value of Rcomp Needed is
 $R_{comp} = 1KR \left(10 KR = 990R$
e) with Rcomp in the circuit
 $V_{0T} = \left(1 + \frac{R_f}{R_1}\right) V_{10S} + R_f IS = 110 mV + 0.5 mV$
 $V_{0T} = (1 + \frac{R_f}{R_1}) V_{10S} + R_f IS = 110 mV + 0.5 mV$
 $V_{0T} = (1 + \frac{R_f}{R_1}) V_{10S} + R_f IS = 110 mV + 0.5 mV$

problem ! A non inventing Amplifier with a gain of 100 15 nulled at 25°c: what will happen to the output voltage if the temperature Rises to 50°C for an offset voltage drift of oilsmu/°c? solution : Input offset voltage due to temperature nise Vios = 0.15 mV/°c X (50°C - 25°C) = 3.75 mV. since this is an input change, the output voltage will change by Vo = Vios X ACL Vo = 3.75 mV × 100 = 375 mV.

te chanactenistics:

1. Frequency Response:

Ideally an OP-AMP should have an infinite bandwidth. The practical op-Amp gain, however decreases at higher frequencies, because of the capacitive component in the equivalent circuit of the OP-AMP.

Two major sources are responsible for capacitive effects

- 1. physical charactenistics of semi conductor devices; opamps are composed of BJT's and FET's which contain junction capacitons. As frequency increases, the neactance of these capacitors decrease
- 2. The Internal construction of the op-Amp is a second Source of capacitive effects. In op-Amps a number of transistors as well as nesistors and some times a capaciton are integrated on the same material, called a substrate. Infact, the substrate acts as an insulator and helps to separate these components. The various components are connected by conducting paths, and the paths are separated by insulators. However, whenever two conducting paths are separated by an insulator, it acts as a capacitor. This means that because of its construction the op-Amp may contain a number of such stray capacitors.

The cumulative effect of these capacitors due to the chanactenistics of semi conducton devices and the internal construction of the op-Amp causes the gain to decrease as the frequency increases. For an op-Amp with only one break frequency, we will represent all the capacitive effects by a single capaciton as shown in figure below. \vee_1 <u>~</u>√₀ ξr: ٧d X ν, Fig: High frequency model of an op-Amp with Single break frequency. the gain on a function of frequency can be obtained as $V_0 = \frac{-j x_c}{R_0 - j x_c} A V d$ $\frac{1}{12\pi fc} = \frac{1}{12\pi fc} = AVd$ $R_0 + \frac{1}{12\pi fc}$ Vo = $V_0 = \frac{A V_d}{1 + j 2 \pi F R_0 C}$

Hence the open loop valtage gain is

$$A_{OL}(f) = \frac{N_{O}}{V_{d}}$$


$$A_{OL}(f) = \frac{A}{1+j 2\pi f R_{O} C}$$
Let $P = f_{O} = \frac{i}{2\pi R_{O} C}$, then

$$A_{OL}(f) = -\frac{A}{1+j \left(\frac{f}{f_{O}}\right)}$$
cohere $A_{OL}(f) = Open loop voltage gain as a function of
frequency
$$A = Gain of the op-Amp at 0 Hz (dc)$$

$$f = Openating frequency
$$f_{O} = bneak frequency of the op-Amp.$$
Now the bneak frequency fo depends on the Value of

$$C \text{ and on output Aesistance Ro. Therefore fo}$$
is fixed for a given op-Amp.

$$IA_{OL}(f) = -tan^{-1}\left(\frac{f}{f_{O}}\right)$$
The open loop gain $A_{OL}(f) dz$ is approximately
(constant from 0 Hz to the break frequency fo.$$$



$$A_{oL}(f) = \frac{V_{o}}{V_{a}} \quad \text{and} \quad B = \frac{V_{f}}{V_{o}}$$

$$V_{a} = V_{in} - V_{f} \quad \Longrightarrow \quad V_{in} = V_{a} + V_{f}$$


$$A_{cL}(f) = \frac{V_{o}}{V_{in}} = \frac{V_{o}}{V_{a} + V_{f}}$$

$$A_{cL}(f) = \frac{V_{o}/V_{o}}{V_{o}} \implies \frac{1}{V_{o}} + \frac{V_{f}}{V_{o}} \qquad \Longrightarrow \quad \frac{1}{V_{o}(f)} + B$$

$$A_{cL}(f) = \frac{A_{oL}(f)}{I + A_{oL}(f)} = \frac{A_{oL}(f)}{I + A_{oL}(f)} = \frac{V_{o}}{I + A_{oL}(f)}$$

system stability may be determined as follows. <u>method 1</u>: Determine the phane Angle when the Magnitude of AoL(f)B is OdB or 1. If the phase angle is > 180°, the system is stable. However for some systems the Magnitude may hever be odB. in that Case method 2 must be used to determine the system stability.

Method 2: Determine the Magnitude of Aol(f) B when the phase angle is -180°. If the Magnitude is negative decibels, then the system is stable. However some times the phase angle of a system may never Reach -180°, under such conditions, Method 1 must be used to determine the system stability.



slew Rate:

slew Rate is defined as the maximum nate of change of output voltage with nespect to time. a slew Rate is specified in Units of $V/\mu s$.

The general pumpose op-Amps such as 741 have a maximum slew rate of $0.5 v/\mu s$, which means that the output voltage can change at a maximum of 0.5 v in 1 μs .

causes for slew Rate :

the slew Rate is detenorined by a number of factors such as the amplifien gain, compensating capacitors and the change in polarity of output voltage It is also a function of temperature and the slew Rate generally reduces due to rise in temperature.

The capacitor within on outside the op-Amp is nequired to prevent oscillation and this capacitor nestricts the nesponse of op-Amp to a rapidly changing input signal. The nate at which the voltage across the capacitor Vc increases is given by

$$\frac{dv_c}{dt} = \frac{T}{c}$$

where I is the connert furnished by the internal circuit. This means that the op-Amp Must have either a higher cornert or a small compensation capacitor.

For example To 741 can provide 15MA of Maximum
connect to its internal 30PF capacitor. that is
slew Rate =
$$\frac{dV_c}{dt}\Big|_{max} = \frac{T_{max}}{c} = \frac{15\mu A}{30PF} = 0.5 V/\mu s$$

Slew Rate Equation:
since the slew Rate is generally listed for a
onity gain let US consider the Voltage follower
shown in figure below.

Let us assume that the input is a large amplitude
and high frequency sine wave. The Equation for
the sine wave. Is
 $V_{in} = V_{p} \sin \omega t$
 $V_{0} = V_{p} \sin \omega t$
The state of change of the output is
 $\frac{dV_{0}}{dt} = V_{p} w Cos \omega t$
and the maximum state of change of output
occurs when Cos = 1 that is

Slew Rate = 2TTFVp

slew Rate =
$$\frac{2\pi f V p}{10^6} V/\mu s$$

. 0

the maximum frequency fmax at which an undistanted output voltage with a peak value Vp Can be obtained is determined by

$$f_{max} = \frac{Slew Rate \times 10^6}{2 \text{ Tr Vp}}$$

The maximum peak sinusoidal output Voltage $(V_P)_{max}$ that can be obtained at a frequency of f is given by $(V_P)_{max} = \frac{Slew Rate \times 10^6}{2 \text{ Tr} f}$

problem: The op-Amp 741 Connected as a Unity gain inventing amplifier is applied with a input change of IOV. Determine the time taken for the output to change by IOV.

solution: FOL OP-AMP slew Rate = 0.5 / V/HS

$$Time = \frac{10N}{0.5V/\mu s} = 20\mu s.$$

problem: The slew Rate for 741 is 0.5 V/us what is the maximum undistorted sine wave that can be obtained for 12V peak.

OP-AMP Internal CILCUIT of four cascaded op-Amps usually consists blocks the block diagram of IC op-Amp is shown in figure below. Non inverting output olp Level Intermediate Input input of Shifting stage stage stage stage Inverting inpot Dual input Dual - input complementary such as balanced unbalanced emitter symmetry. output output follower push-pull Differential Differential Using Const Amplifia Amplifier Ampli fien CULLENT Source Input stage: the input stage requires high input impedance to avoid loading on the sources. It nequines two input terminals: 9t also grequizes low output impedance. All such nequirements are achieved by using the dual input, balanced output differential amplifien as the input stage. The function of a differential amplifier is to amplify the difference two inpot signals. The differential between the amplifier has high input impedance. This stage provides most of the voitage gain of the amplifier Intermediate stage : the output of the input stage drives the next stage which is a intermediate stage. This is another differential amplifier with Dual input unbalanced output ie. single ended output. The overall gain requirement of the Op-Amp is Very high. The input stage alone cannot provide such a high gain. The main function of the Intermediate stage is to provide an additional voltage gain required. practically the intermediate stage is not a single amplifier but the chain of cascaded amplifiers called as multi-stage Amplifiers. 3) Level shifting stage :

All the stages are directly coupled to each other. As the op-Amp amplifies dic signals also, the coupling capacitons are not used to cascade the stages. Hence the dc quiescent voltage level of previous stage gets applied as the input to the next stage. Hence stage by stage dc level increases well above ground rever potential. such a high dic level may drive the transistors into saturation. This further may cause distortion in the output due to clipping. This may limit the maximum ac output voltage swing with out any distortion. Hence before the output stage, it is necessary to bring such a high dc voltage level to zero volts with respect to ground.


The level shifter stage brings the dc level down to ground potential, when no signal is applied at the input terminals then the signal is given to the last stage which is the output stage.

output stage :

The basic requirements of an output stage are low output impedance, large ac output Voltage swing and high current source and sinking capability.

The push pull complementary amplifier meets all these requirements and hence used as an output stage. This stage increases the output voltage swing and keeps the voltage swing symmetrical with respect to ground. This stage raises the current supplying capability of the OP-Amp. Differential Amplifier !

Let us consider the emitter biased circuit. Figure below shows two emitter identical emitter - biased cincuits in that transistor a, has the same characteristic as transiston Q2. RE1 = RE2, RC1 = RC2 and the magnitude of tVcc is equal to the magnitude of -VEE Here the supply voltages trac and -VEE are mean measured with nespect to ground.



Fig(a): Two identical emitter - biased Circuits

9 + Vcc Fig(b) : Dual input R_L } Rc balanced output C2_ c₁ B2diff amplifiu 22 ۹, B١ E2 E, $\begin{cases} R_E = R_E, \\ R_E, \end{cases}$ $-V_{EE}$

the two circuits of fig(a) are reconnected to obtain a single circuit as shown in fig(b).


the differential amplifier of fig(b) amplifies the difference between two input signals Vin1 and Vin2. The differential amplifier is also neferred to as difference amplifier.

Differential Amplifier Circuit configurations : the four differential amplifier configurations are 1. Dual input, balanced output differential amplifier 2. Dual input, unbalanced output differential amplifier 3. single input, balanced output differential amplifier 4. Single input, unbalanced output differential amplifier sf we use two input signals, the configuration

is said to be dual input, otherwise it is a single input configuration.


gf the output is measured between two collectors it is referred to as a balanced output, because both collectors are at the same dc potential with nespect to ground.

of the output is measured at one of the collectors with respect to ground, the configuration is called an unbalanced output. i) Dual input, Balanced output Differential Amplifier Figure below shows the dual input balanced output differential amplifier. q+Vcc



Figl@). Dual input, balanced output differential Amplifier there the output Vo is measured between the two collectors C1 and C2 which are at the same dc potential. Because of the equal dc potential at the two collectors with respect to ground, the output is referred to as a balanced output.


De Analysis:



To determine the operating values (Icq and Vecq) for
the differential amplifier of fig(a), it is needed to
obtain a dc Equivalent circuit. The dc equivalent circuit
can be obtained Simply by reducing the input Signals
Vini and Vinz to zero. The dc Equivalent circuit is
shown in figure (b).
since both emitter-biased junctions of the differential
amplifier are symmetrical, the operating point
(Vecq, Icq), for only one section can be determined.
(Vecq, Icq), for only one section can be determined.
We a size and Icq can then be used for transistor

$$Q_2$$
 also.
Applying KVL to the base emitter loop of the
transistons Q_1
 $o = Rin TB + VBT + 2 IERE - VEE $\longrightarrow 0$
But $Ic = BIB$ since $Ic = IE$
 $IE = Bac TB \Rightarrow $IB = \frac{TE}{Bac} \longrightarrow 0$
But $Fc = BIB$ since $Ic = IE$
 $IE = Rac TB \Rightarrow $IB = \frac{TE}{Rac} \longrightarrow 0$
 $Equivalent is the termined is transistor R_1
 $VEE = VBE + 2RE + 2RE TE + Rin TE = Rac TB \Rightarrow $IB = \frac{TE}{Rac} + \frac{Rin}{Rac} = \frac{Rac}{Rac} = \frac{VEE - VBE}{Rac} + \frac{Rin}{Rac} = \frac{Rac}{Rac} = \frac{Rac}{Rac} = \frac{Rac}{R$$$$$$

Emitten soment in transistors & and \$2 Rin << 2 RE, therefore Eq. 3 can be written as Generally Pac $I_{E} = \frac{V_{EE} - V_{BE}}{2R_{E}} \longrightarrow (4)$ By selecting the proper value of RE, the desired Value of emitten connent for a known value of -VEE. The voltage at the emitten of transiston Q, is approximately equal to -VBE, of we assume that Voltage drop across Rin to be neglegibly small. $V_c = V_{cc} - I_c R_c$ But VCE = VC - VE $V_{CE} = \left(V_{CC} - I_C R_C \right) - \left(-V_{BE} \right)$ $V_{CE} = V_{CC} + V_{BE} - I_{C}R_{C} \longrightarrow \textcircled{S}$ Hence for both transistons, the Ica and Vcea by Equations (4) and (5) can be determined because the operating point $I_E = I_{CQ}$ and $V_{CE} = V_{CEQ}$. Ac analysis : To perform ac analysis to derive the expression for the Voltage gain Ad and the input mesistance Ri of the differential amplifier shown in figure (a) i set the dc voltages truck and -VEE at Zeno 2. substitute the small - signal T-equivalent models for the transistons.



Equations (5) and (6) can be solved simulaneously
for ie, and ie, by using Chamen's gule.

$$ie_{1} = \frac{\Delta_{1}}{\Delta} = \frac{\begin{vmatrix} Vin_{1} & RE \\ \\ Vin_{2} & \eta e + RE \end{vmatrix}}{\begin{vmatrix} \eta e + RE & RE \\ \\ RE & \eta_{e} + RE \end{vmatrix}}$$

$$ie_{1} = \frac{(\eta e + RE) Vin_{1} - RE Vin_{2}}{(\eta e + RE)^{2} - (RE)^{2}} \longrightarrow (3)$$

$$ie_{2} = \frac{\Delta_{2}}{\Delta} = \frac{\begin{vmatrix} \eta e + RE \\ \\ RE \\ \\ \eta e + RE \\ \end{vmatrix}}{\begin{vmatrix} \eta e + RE \\ \\ RE \\ \\ \eta e + RE \\ \end{vmatrix}}$$

The output voltage
$$V_0 = V_{c_2} - V_{c_1}$$

 $V_0 = -ic_2 R_c - (-ic_1 R_c)$
 $V_0 = R_c (ic_1 - ic_2)$
 $V_0 = R_c (ie_1 - ie_2) \longrightarrow (9)$

substituting the current relations i_{e_1} and i_{e_2} in $\epsilon_q(9)$ we get

$$V_{0} = R_{c} \left[\frac{\left(n_{e} + R_{E} \right) V_{in1} - R_{E} V_{in2}}{\left(n_{e} + R_{E} \right)^{2} - R_{e}^{2}} - \frac{\left(n_{e} + R_{E} \right) V_{in2} - R_{E} V_{in1}}{\left(n_{e} + R_{E} \right)^{2} - R_{e}^{2}} \right]$$

$$V_{0} = \frac{R_{c}}{\eta_{e}} \left(\frac{V_{in1} - V_{in2}}{V_{in1}} \right)$$
Let $V_{d} = V_{in1} - V_{in2}$, then
$$V_{0} = \frac{R_{c}}{\eta_{e}} V_{d} \implies A_{d} = \frac{V_{0}}{V_{d}} = \frac{R_{c}}{\eta_{e}} \longrightarrow (0)$$

The voltage gain equation of the differential amplifier is independent of RE.

2. Differential input Resistance :

Differential input resistance is defined as the equivalent resistance that would be measured at either input terminals with the other terminal grounded.

$$R_{i1} = \left| \frac{V_{in1}}{i_{b_1}} \right| V_{in2} = 0$$

$$R_{i1} = \left| \frac{V_{in1}}{T_{e_1}/\beta_{ac}} \right| = \frac{\beta_{ac} V_{in1}}{(\eta_{e} + R_E) V_{in1} - R_E(o)} - \frac{\beta_{ac} V_{in1} - R_E(o)}{(\eta_{e} + R_E)^2 - R_E^2}$$

$$R_{i1} = \frac{\beta_{ac} V_{in1} - R_E(o)}{(\eta_{e} + R_E)}$$

$$R_{i1} = \frac{\beta_{ac} V_{in1} - R_E(o)}{(\eta_{e} + R_E)}$$

$$R_{i1} = \frac{\beta_{ac} \quad \Re(n_e + 2R_E)}{(n_e + R_E)}$$

 $R_E \gg \pi e$ which implies that $\pi e + 2R_E \simeq 2R_E$ $\pi e + R_E \simeq R_E$

$$R_{i1} = \frac{\beta_{ac}}{R_E} \frac{\beta_{e}}{R_E}$$

 $R_{i1} = 2\beta_{ac} g_e$

Similarly Riz = 2 Bac ne.

output Resistance :

output nesistance is defined as the equivalent nesistance that would be measured at either output terminal with nespect to ground.

$$R_{01} = R_{02} = R_{C}$$

Inventing and Non inventing Inputs:

In the differential amplifier circuit • the input voltage Vini is called the non inventing input because a positive voltage Vini acting alone produces a positive output voltage.

$$V_0 = \frac{R_c}{ne} (V_{in1} - o) = \frac{R_c}{ne} V_{in}$$

Similarly the positive Voltage Vinz acting alone produces a negative output Voltage, hence Vinz is called inventing input.

$$V_0 = \frac{R_c}{\eta_e} \left(0 - V_{in} L \right) = - \frac{R_c}{\eta_e} V_{in} 2$$


common mode Rejection Ratio :

An important characteristic of the dual input balanced output differential amplifier is its ability to supress undesired disturbances that might be amplified along with the desired signal. when the matched pair of transistons is used in the differential amplifien, the unwanted signals would appear as common to both input bases, and the net output would be theoretically zero.

the practical effectiveness of rejecting the common signal depends on the degree of matching between the two common - emitter stages forming the differential amplifier.

In otherwords, the more closely equal are the currents in the input transistors Q, and Q2. The better is the common mode signal rejection.

when the same voltage is applied to both input terminals of a differential amplifier, the differential amplifier is said to operate in the common mode



Rejection Ratio" (CMRR). It is the Ratio of differential
gain ADM to the Common Mode gain Acm


$$CMRR = \frac{ADM}{ACM}$$
The common mode voltage gain Acm can be as
follows the known voltage Acm to both input tenninals
of the differential amplifier in applied as shown in
figure above - Here Acm = $\frac{Vocn}{Vcm}$
Ideally & Acm to be zero that in Vocm = 0V.
In other words CMRR is ideally infinity thus it is
advantageous to use a differential amplifier with
higher CMRR since this amplifier is better able to
hejest Common mode Signals.
Input output wave forms
Voltage 1
 $Vo = Vcz - Vcl$
 $Vo = Vcz - Vcl$

Dual input unbalanced output Differential Amplifier:

In this configuration two input signals are used . however the output is measured at only one of the two collectors with respect to ground. The output is referred to as an unbalanced output,

Let us assume that the output is measured at the collector of transiston Q2 with respect to ground. De Analysis:

$$I_E = I_{CQ} = \frac{V_{EE} - V_{BE}}{2R_E + \frac{R_{in}}{\beta_{dC}}}$$



Fig(a): Dual input unbalanced output Differential Amplifier Ac Analysis: Fig below shows the ac equivalent Cincuit of the dual input, unbalanced output differential

Generally RE>>ne, hence het RE = RE, het 2RE = 2RE $N_0 = R_c \frac{R_E V_{in1} - R_E V_{in2}}{2 \Re e R_E}$ $V_0 = \frac{R_c}{2 \eta_0} \left(V_{in1} - V_{in2} \right)$ $A_d = \frac{V_0}{V_d} = \frac{R_c}{29e}$ Thus the voitage gain of the dual input unbalanced output differential amplifier is half the gain of the dual input balanced output differential amplifier. Differential input resistance : $R_{i_1} = R_{i_2} = 2 \beta_{a_1} g_{e_2}$ Differential output resistance $R_{01} = R_{02} = R_{L}$ Level Translator (Level shifting stage): Because of the direct coupling, the dc level at the emitters rises from stage to stage. This increase in de level tends to shift the operating point of the succeeding stages and therefore limits the output voltage swing and may even distort the output signal the voltage at the output terminal of the Second stage is well above ground (ov). This dc level is undesinable because it tends to limit the peak to peak output voltage swing without distortion and

also contributes to the error in the dc output signal. therefore a final stage should be included to shift the output dc level at the second stage down to about zero volts to ground. such a stage is neferned to as a level translator or shifter. Thus in the cascaded differential amplifier, to shift the output dc level down to zero volts, the final stage must be followed by a level translator circuit.

A simplest level translator circuit is an emitter follower with a Voltage divider circuit. is shown in figure below.





Fig: Level translator Circuits (a) Emitter Follower with voltage divider (b) Emitter follower with Constant Current bias (c) Emitter follower with Current missor.



As the configuration is dual input balanced output
iii)
$$R_1 = 29e\beta = 2x$$


(iv) $R_0 = R_c = 33KR$.
Problem: $9f$ the base converts for the emitter (coupled
thansistons of a differential amplifier are $18\mu A$
and $22\mu A$. Determine
i) Input bias connent (ii) Input affset Cunnent
for an op-Amp.
Solution: $T_{D_0} = 18\mu A$, $T_{D_0} = 22\mu A$
(i) Input bias convert $T_D = \frac{T_{D_0}^+ + T_D D}{2} = \frac{18 + 22}{2} = 20\mu A$
(ii) Input bias convert $T_D = \frac{T_{D_0}^+ + T_D D}{2} = \frac{18 + 22}{2} = 20\mu A$
(iii) Input offset convert
 $T_{IOS} = |T_D^+ - T_{D_0}| = |18 - 22| = 4\mu A$.
Problem:
An op-Amp operates as a unity gain buffer
with $3v$ (peak to beak) square wave input $3f$
op-Amp is ideal with slew state $0.5v/\mu S$. Find the
maximum frequency of operation.
Solution: $V_{P,P} = 3v = V_P = \frac{V_P - P}{2} = \frac{3}{2} = 1.5v$
 $f_{max} = \frac{Slew rate}{2\pi VP} = \frac{0.5 \times 10^6}{2\pi \times 10^5} = 53.85 \text{ KHz}$

Problem: A square wave of peak to peak amplitude
of 750 mV has to be amplified to a peak to peak
amplitude of 38V, with a nine time of 415 µ sec on
less. Can IC 741 of Amp be used?
Solution:
$$SR = \frac{\Delta V}{\Delta t}$$
, IC 741 has $SR = 0.5 V/\mu sec$
Now Rise time is the time nequined by the output
to Rise from 10% to 90% of its final value
 $\Delta V = (0.9 - 0.1) 3.8 V = 3.04 V$.
 $\Delta t = 4.5 \mu sec$
 $SR = \frac{\Delta V}{\Delta t} = \frac{3.04 V}{4.5 \mu} = 0.675 V/\mu sec$.
The slew Rate of IC 741 is 0.5 V/\mu sec advicts is
too low compared to what is nequined thence IC 741
op-Amp Cannot be used.
Problem: In negronse to a square wave input, the
output of an op-Amp changed from -3V to +3V over
a time interval of 0.25 V/AS. Determine the slew Rate
of the op-Amp.
Solution: change in output voltage = -3V to +3V
 $dV_0 = 3-(-3) = 6V$
 $dt = 0.25 V/\mu S$.
 $Slew Rate = \frac{dV_0}{dt} = \frac{6}{0.25 \mu S} = 24 V/\mu S$.


problem: For the op-Amp configuration shown in figure below the gain required is 61. Determine the appro--priate value of feedback resiston Rf. Rf solution ! IKN Vn $Gain = 1 + \frac{R_f}{R_1} \implies 61 - 1 = \frac{R_f}{R_1}$ solution : $R_f = 60 R_i = 60 \times 1 \times 1 \times 1 = 60 \times 1$ problem: For an op-Amp having a slew rate of 3 1/45. what is the maximum closed loop voltage gain that can be used when the input signal Varies by 0.4V in 12 µsec? Solution! $V_0 = A V_i$ $\frac{dv_0}{dF} = A \frac{dv_i}{dF}$ Slew late = $A = \frac{dv_i}{dt} \Rightarrow A = \frac{SR}{dv_i}$ $=) A = \frac{3}{10^{-6}} = 90.$

problem: The common mode input to a certain differen--tial amplifier, having differential gain of 125 is 4 Sin 200TT V. Determine the common mode output if CMRR is GodB. solution: the CMRR in dB is $60 = 20 \log \left| \frac{Ad}{0} \right|$ $\frac{Ad}{Ac} = 1000 \implies A_{c} = \frac{Ad}{1000} = \frac{125}{1000} = 0.125$ Hence the common mode output is = AcVc = $0.125 (4 \sin 200\pi t) = 0.5 \sin(200\pi t) V$ problem: How fast can the output of an op-Amp change by IOV if its slew Rate is IV/µs. solution : $SR = IV | \tilde{\mu}S$ $SR = \frac{\delta V_0}{\Delta L} \implies \Delta L = \frac{\Delta V_0}{SR}$ $\Delta t = \frac{10V}{1V|\mu s} = 10 \mu s$ thus 10 µsec will be required by an op-Amp to change output by lov.

U	Ν	IT	-2
---	---	----	----



 R_1, R_2, R_3 and a feedback nesiston R_f as shown in figure below.



the following analysis is cannied out assuming that the op-Amp is an ideal one ie $A_{0L} = \infty$ and $R_i = \infty$. since the input bias current is assumed to be zero, there is no voltage dramp across the resistor R_{comp} and hence the non inverting input terminal is at ground potential.

the voitage at node 'a' is zero as the non inventing input terminal is grounded. The hodal equation by KCL at hode 'a' is

$$\frac{V_{1}-0}{R_{1}} + \frac{V_{2}-0}{R_{2}} + \frac{V_{3}-0}{R_{3}} = \frac{0-V_{0}}{R_{f}}$$

$$\implies V_{0} = -\left(\frac{R_{f}}{R_{1}}V_{1} + \frac{R_{f}}{R_{2}}V_{2} + \frac{R_{f}}{R_{3}}V_{3}\right)$$

Hence the output is invested and the weighted sum of the inputs.

If $R_1 = R_2 = R_3 = R_f \implies V_0 = -(V_1 + V_2 + V_3)$ Hence the output is invested and sum of 3 inputs.


c) Avenage cincuit:
In fig(a), if
$$R_1 = R_2 = R_3 = R$$


 $\frac{R_f}{R} = \frac{1}{n} \implies n = number of inputs$
ef $n=3 \implies \frac{R_f}{R} = \frac{1}{3}$
From fig(a) the output $V_0 = -\left(\frac{R_f}{R_1}V_1 + \frac{R_f}{R_2}V_2 + \frac{R_f}{R_3}v_3\right)$
 $\Rightarrow V_0 = -\left(\frac{R_f}{R}V_1 + \frac{R_f}{R}V_2 + \frac{R_f}{R}V_3\right)$
 $V_0 = -\left(\frac{1}{3}V_1 + \frac{1}{3}V_2 + \frac{1}{3}V_2\right)$
 $V_0 = -\left(\frac{V_1 + V_2 + V_3}{3}\right)$
output is inverted, and average of three inputs.
(a) Summing Amplifier (Non inventing) [Adden]:
A summer that gives a non invented sum is
the non inventing Summing amplifier. st is shown in
figure below.
 $V_1 = \frac{V_1}{R_1}V_2$
 $V_2 = \frac{V_1}{R_2}V_3$
Here $V_0 = \left(1 + \frac{R_f}{R}\right)V_0$

writing KCL at non inventing input $\frac{V_1 - V_a}{R_1} + \frac{V_2 - V_a}{R_2} + \frac{V_3 - V_a}{R_2} = 0$ $\Rightarrow V_a = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$ $\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{D}$ Now $\varepsilon_q(1) \Rightarrow V_0 = \left(1 + \frac{R_f}{R}\right) \left(\frac{\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}\right) \rightarrow (2)$ Vo is noninvented and weighted sum of inputs. Let $R_1 \neq R_2 = R_3 = R$, $R_f = 2R$ $V_0 = (V_1 + V_2 + V_3)$ output is non invented, we sum of inputs b) Avenaging Amplifien: From Eq (2) Let $R_1 = R_2 = R_3 = R$ $V_0 = \begin{pmatrix} 1 + \frac{R_f}{R} \\ -\frac{1}{R} \end{pmatrix} \begin{pmatrix} \frac{V_1}{R} + \frac{V_2}{R} + \frac{V_3}{R} \\ -\frac{1}{R} + \frac{1}{R} + \frac{1}{R} \end{pmatrix}$ $V_0 = \left(1 + \frac{R_f}{R}\right) \left(\frac{V_1 + V_2 + V_3}{3}\right)$ V_0 is $\left(1 + \frac{R_f}{R}\right)$ times average of all three inputs. problem: Design an adder circuit Using an OP-Amp to get the output expression as $V_0 = -(0.1 V_1 + V_2 + 10 V_3)$ where V_1, V_2, V_3 are inputs

Solution: Given
$$V_0 = -(0.1V_1 + V_2 + 10.V_3)$$

The output V_0 of inventing summing amplifien
 $V_0 = -\left[\frac{R_f}{R_1}V_1 + \frac{R_f}{R_2}V_2 + \frac{R_f}{R_3}V_3\right]$
Assume $R_f = 10 KR$
 $\Rightarrow \frac{R_f}{R_1} = 0.1 \Rightarrow R_1 = 100 KR$
 $\frac{R_f}{R_2} = 1 \Rightarrow R_2 = 10 KR$
 $\frac{R_f}{R_2} = 1 \Rightarrow R_2 = 10 KR$
 $\frac{R_f}{R_3} = 10 \Rightarrow R_3 = 1KR$
 $\frac{R_f}{R_3} = 10 \Rightarrow R_3 = 1KR$
 $(3) Differential Configuration:
 $a \text{ basic differential amplifien can be used as a subtractor:}$
 $a \text{ basic differential amplifien can be used as a subtractor as shown in figure below.}$
 $g_f all resistons are equal in value, then $V_2 = R$
the output Voltage $V_1 = V_1$
 $V_0 = \frac{R_1}{R} = 10$
 $V_{01} = 2V_a = 2XV_1 = V_1$
 $V_1 = 2V_a = 2XV_1 = V_1$
 $\Rightarrow V_0 = -V_1$$$





In a number of Industrial and Consumer applications, It is required to measure and control physical quantities. Some typical examples are measurement and control of temperature, humidity, light intensity, water flow etc. These physical quantities are usually measured with the help of transducers. The output of

transducer has to be amplified, so that it can drive
the indicator or display system. This function is
performed by an instrumentation amplifier. The important
features of an instrumentation amplifier are
i) High gain accuracy
2) High CMRR
3) High gain stability with low temp Co-efficient
4) Low de affset
5) Low output impedance.
consider the basic differential amplifier shown in
figure below.

$$V_2 = \frac{R_1(ue)}{V_1} + \frac{V_2}{V_2} + \frac{R_2(uex)}{V_1} + \frac{V_2}{V_2} + \frac{R_1(ue)}{V_2} + \frac{V_2}{V_1} + \frac{R_2(uex)}{V_2} + \frac{V_2}{V_1} + \frac{R_2(uex)}{V_2} + \frac{V_2}{V_1} + \frac{R_2(uex)}{V_2} + \frac{R_1(ue)}{V_2} + \frac{R_2(uex)}{V_2} + \frac{R_2(uex)}{V_2} + \frac{R_2(uex)}{V_2} + \frac{R_2(uex)}{V_2} + \frac{R_1(uex)}{V_2} + \frac{R_2(uex)}{V_2} + \frac{R_2$$

$$V_{02} \text{ due to } V_{2} \text{ alone}, \text{ make } V_{1} = 0$$

$$V_{02} = -\frac{R_{2}}{R_{1}} V_{2}$$

$$V_{2} \xrightarrow{R_{1}} V_{2} \xrightarrow{R_{2}} V_{2}$$

$$V_{0} = V_{01} + V_{02}$$

$$V_{0} = -\frac{R_{2}}{R_{1}} V_{2} + V_{1} \left(1 + \frac{R_{2}}{R_{1}}\right) \left(\frac{1}{1 + \frac{R_{3}}{R_{4}}}\right)$$

$$V_{0} = -\frac{R_{2}}{R_{1}} \left(-V_{2} + V_{1} - \frac{R_{1}}{R_{2}} \left(1 + \frac{R_{2}}{R_{1}}\right) \left(\frac{1}{1 + \frac{R_{3}}{R_{4}}}\right)\right)$$

$$V_{0} = -\frac{R_{2}}{R_{1}} \left(-V_{2} + V_{1} - \frac{R_{1}}{R_{2}} \left(1 + \frac{R_{2}}{R_{1}}\right) \left(\frac{1}{1 + \frac{R_{3}}{R_{4}}}\right)\right)$$

$$V_{0} = -\frac{R_{2}}{R_{1}} \left(V_{1} \left(1 + \frac{R_{1}}{R_{2}}\right) - \frac{1}{\left(1 + \frac{R_{3}}{R_{4}}\right)}\right) \xrightarrow{T}$$

$$\Psi_{0} = -\frac{R_{2}}{R_{1}} \left(V_{1} \left(1 + \frac{R_{1}}{R_{2}}\right) - \frac{1}{\left(1 + \frac{R_{3}}{R_{4}}\right)}\right)$$


$$\Psi_{0} = -\frac{R_{2}}{R_{1}} \left(V_{1} \left(1 + \frac{R_{1}}{R_{2}}\right) - \frac{1}{\left(1 + \frac{R_{3}}{R_{4}}\right)}\right)$$

In fig(a) source V_1 sees an input impedance = $R_3 + R_4$ (101KL) and the impedance seen by source V_2 is only R_1 (1KL), this low impedance may load the signal source heavily therefore, high resistance buffer is used proceeding each input to avoid this loading effect as shown in fig(b) below.

The op-Amps A1 and A2 have differential input Voltage as zero. For $V_1 = V_2$, that is, under common mode condition the voltage across R will be zero. As no current flows through R and R' the non inventing amplifier A, acts as voltage follower, so its output $V_2' = V_2$ similary $V_1' = V_1$. However if $V_1 \neq V_2$, current flows in R and R' and

 $(v_2' - v_1') > (v_2 - v_1)$. There fore this circuit has differential gain and CMRR more compared to the single op-Amp cincuit (fig(a)). The output voltage Vo can be calculated as follows. R2 \mathbb{R}^1 \mathbb{V}_2^1 A3 ٧۵ \mathbb{R}^{1} RI Fig(b): An improved instrumentation Amplifier compare \$ opAmp - 3 with op-Amp in fig(a), then V6 7 output Vo can be witten as (by comparing eq) $V_0 = \frac{R_2}{R_1} \left(V_1^{\dagger} \left(1 + \frac{R_1}{R_2} \right) \frac{1}{\left(1 + \frac{R_1}{R_2} \right)} - V_2^{\dagger} \right)$ $V_0 = \frac{R_2}{R_1} \left(V_1' - V_2' \right) \longrightarrow 3$ since no concent flows into op-Amp, the concent I flowing (upwards) in R is $I = \frac{V_1 - V_2}{D}$ and passes through the resistor R'. $V_2 = IR' + V_2' \implies V_2' = V_2 - IR' = V_2 - \left(\frac{V_1 - V_2}{R}\right)R'$ $\therefore V_2' = -\frac{R'}{2} (V_1 - V_2) + V_2 \longrightarrow 4$ $\lim_{n \to \infty} V_{1} = -IR' + V_{1}' \implies V_{1}' = V_{1} + IR' = V_{1} + \left(\frac{V_{1} - V_{2}}{D}\right)R'$ $\therefore V_1' = \frac{R'}{2} (V_1 - V_2) + V_1 \longrightarrow \textcircled{5}$

From Eq's (4) and (5), Eq (3) becomes $V_{0} = \frac{R_{2}}{R_{1}} \left[\frac{R'}{R} \left(V_{1} - V_{2} \right) + V_{1} + \frac{R'}{R} \left(V_{1} - V_{2} \right) - V_{2} \right]$ $V_{0} = \frac{R_{2}}{R_{1}} \left(\frac{2R'}{R} \left(V_{1} - V_{2} \right) + \left(V_{1} - V_{2} \right) \right)$ $V_{0} = \frac{R_{2}}{R_{1}} \left(1 + \frac{2R^{1}}{R} \right) \left(V_{1} - V_{2} \right) \longrightarrow \textcircled{6}$ In ϵ_{2} (6), 97 we choose $R_{2} = R_{1} = 25 \text{ km}$, R' = 25 km, R = 50 mthen a gain of 1001 Can be achieved. The difference gain of this instrumentation amplifier can be varied by neplacing the nesistance R by a potentiometer in fig(b). The resistance R, however should never be made zero, as this will make the gain infinity. To avoid such a situation, in a plactical circuit, a fixed resistance series with a potentiometer is used in place of Rin Figure (c) below shows a differential instrumentation amplifier using transducer bridge.



Fig(c): Instrumentation amplifier using transducer bridge the circuit uses a resistive transducer whose resistance changes ch as a function of the physical quantity to be measured. The bridge is initially balanced by a dc supply voltage V_{dc} so that $V_1 = V_2$. As the physical quantity changes, the resistance R_T of the transducer also changes, causing an unbalance in the bridge $(V_1 \neq V_2)$. This differential Voltage now gets amplified by the three op-Amp differential instrumentation Amplifier.

there are a number of practical applications of instrumentation amplifier with the transducer bridge, such as temperature indicator, temperature controller, light intensity meter etc.

Instrumentation Amplifier Using Transducer Bridge (&: Temperature measurement):




Fig: Differential instrumentation amplifier using a transducen bridge.

Figure shows a simplified differential instrumentation amplifier using a transducer bridge. A resistive transducer whose resistance changes as a function of some physical energy is connected in one and of the bridge with a small Circle around it and is denoted by $(R_T \pm \Delta R)$ where R_T is the resistance of the transducer and ΔR the change in resistance R_T

the bridge in the circuit is de excited but could be ac excited as well. For the balanced bridge at some negenence condition

$$V_b = V_c$$

$$\frac{R_{b} V_{dc}}{R_{B} + R_{c}} = \frac{R_{A} V_{dc}}{R_{A} + R_{T}} \implies \frac{R_{c}}{R_{B}} = \frac{R_{T}}{R_{A}}$$

Generally resistons RA, RB and Rc are selected so that they are equal in value to the transducer resistance at some reference condition.

the bridge is balanced initially at a desired neference condition. However as the physical quantity to be measured changes, the nesistance of the transducer also changes, which causes the bridge to unbalance $(Va \neq Vb)$

Let the change in resistance of transducer be DR. then

$$V_{a} = \frac{RA VdC}{RA + (R_{T} + \Delta R)}$$
$$V_{b} = \frac{R_{B} VdC}{R_{B} + RC}$$

$$V_{ab} = V_a - V_b$$
$$= \frac{R_A V_{dc}}{R_A + R_T + \Delta R} - \frac{R_B V_{dc}}{R_B + R_T}$$

HOWEVER of RA = RB = RC = RT = R, then

$$V_{ab} = - \frac{\Delta R V_{dc}}{2 (2R + \Delta R)}$$

the negative sign indicates that Va < Vb because of the increase in the Value of RT.

Temperature indicator: the above circuit can be used as a temperature indicator if the transducer in the bridge circuit is a thermistor and the output meter is calibrated in degrees celcius or Fahrenheit. The bridge can be balanced at a desired neference condition ($\epsilon x 2 s^{\circ} c$). As the temperature varies from its reference value, the nesistance of the thermistor changes and the bridge becomes unbalanced. This unbalanced bridge inturn produces the meter movement. The meter can be calibrated to read a desired temp range by selecting an appropriate gain for the differential instrument ation Amplifier (meter movement & ΔV_{0} , $\Delta V_{0} \propto \Delta R$] Hue $\Delta R =$ temp co-efficient of (final temp - ref temp) Ac' Amplifier :

The inverting and non-inverting Op-Amp Amplifier Respond to both ac and dc signals. But to get the ac frequency response of an op-Amp on if the ac input signal is superimposed with dc level, it becomes essential to block the dc component. This is achieved by using an Ac amplifier with a coupling capacitor.

Ac amplifiens are of two types

1. Inventing ac Amplifier.

2. Non inventing ac Amplifier.

1. Inventing Ac amplifien:

The circuit of inverting ac Amplifier is shown in figure below.





Fig : Inventing Ac Amplifien



Again
$$I = \frac{V_a - V_o}{R_f} \implies \frac{-V_o}{R_f} \longrightarrow \textcircled{2}$$

From (1) and (2)
$$-\frac{V_0}{R_f} = \frac{+V_i}{R_i + L_{sc}}$$

$$\frac{V_0}{V_c} = -\frac{R_f}{R_1 + \frac{1}{S_c}} = -\frac{R_f}{R_1} \left(\frac{1}{1 + \frac{1}{S_{R_1}c}} \right)$$

$$A_{cL} = -\frac{R_f}{R_1} \left(\frac{S}{S\left(1 + \frac{1}{S_{R_1}c}\right)} \right) \left(\frac{1}{R_1} \left(\frac{1}{1 + \frac{1}{S_{R_1}c_{R_1}$$




Fig : Non-Inventing Ac Amplifier

Here a nesistor R_2 is provided added to provide a dc neturn to ground. However this reduces overall input impedance of the amplifier, which now approximately R_2 .

Here
$$V_0 = \left(1 + \frac{R_f}{R_L}\right) V_a \longrightarrow (1)$$

and
$$\frac{V_{i} - V_{a}}{\frac{1}{jwc_{1}}} = \frac{V_{a}}{R_{1}}$$
 $\Rightarrow V_{i} - V_{a} = \frac{V_{a}}{jwc_{1}R_{1}}$
 $V_{i} = V_{a} \left(1 + \frac{1}{jwc_{1}R_{1}} \right)$
 $V_{a} = \frac{jwc_{1}R_{1}}{1 + jwc_{1}R_{1}}$ $V_{i} \Rightarrow 2$

from 0

and 2

$$V_{0} = \left(1 + \frac{R_{f}}{R_{2}}\right) \left(\frac{j w c_{1} R_{1}}{1 + j w R_{1} c_{1}}\right) V_{i}$$

$$V_{0} = \left(1 + \frac{R_{f}}{R_{2}}\right) \left(\frac{j w c_{1} R_{1}}{1 + j 2 \pi f R_{1} c_{1}}\right) V_{i}$$

$$J_{0} = \left(1 + \frac{R_{f}}{R_{2}}\right) \left(\frac{j 2 \pi f R_{1} c_{1}}{1 + j (\frac{f}{f_{L}})}\right) V_{i}$$

 $y_0 \neq \left(1 + \frac{R_f}{R_2}\right)$ where $f_L = \frac{1}{2\pi R_1 C_1}$ The problem of low input impedance is eliminated by connecting a capacitor c3 as shown in figure below capacitor ca is large enough to act as short circuit to ac signals. The non inventing terminal and the node 'n' will be almost at the same potential so that RI carries almost no current. Hence the circuit will have an extremely high Rf input impedance. CI Rf C2_ R_2 Fig: High input impedance non-inventing ac Amplifier.




Fig: V to I Conventer with floating load

Figure shows a voltage to conventer in which load resiston RL is floating (not connected to ground). The input voltage is applied to the non-inventing input terminal, and the feedback voltage across R1 drives the inventing input terminal. This circuit is also called a curnent series negative feedback amplifier because the feedback voltage across R, depends on the output connent io.

Here Vin = Vf

$$V_{in} = R_1 i_0$$
 (or) $i_0 = \frac{V_{in}}{R_1}$

an input voltage Vin is converted in to an output 50 connent of <u>Vin</u>. In other woords, input Voltage Vin appears across R1. gf Ri is a precision resiston, the output cunnent $(i_0 = \frac{V_{in}}{D_i})$ will be precisely fixed.

Applications of V to I conventer with floating load 1. Low voitage dc and ac voitmeters 2. LED'S 3. Zenen diode testers.

Low voltage De voltmeter

the V to I Conventer with floating load can be modified as a low Voltage dc Voltmeter circuit. The nesistance RL is to be neplaced by D'Ansonal meter movement. This is shown in figure below. Meter movement (Rm) iskn skn switch (S) iokn iokn (S) iokn iokn (S)

Fig: Dc voltmeter

For accorate heading it is necessary to make the nulling of OP-Amp. This is done by offset Voltage compensating network. Let Rm be the meter resistance. The effective the vinin's equivalent of compensating network is IDA. when switch S is in position I, the effective R₁ is IKATION ZIKA Let Vin = IV then $I_0 = \frac{V_{in}}{R_1} = \frac{IV}{IKA} = IMA$. Input of IV result foll scale deflection, if meter has full scale deflection current of IMA. when switch is in position 2 then $R_1 = 3 K R$. Thus for full scale deflection

$$1 \times 10^{-3} = \frac{V_{in}}{5 \times 10^{3}} \implies V_{in} = 5V$$

thus 5V are required to cause full scale deflection. Thus mange of Voltmeter increases by 5. Similarly at positions 3 and 4, ranger of X10 and X13 are also obtained.

FOR ±15V supply, Maximum input Voltage Swing is ±14V, hence with ±15V supply, maximum stange possible is X13.

Here meter Resistance Rn doesn't affect the value of Io. Thus meter can be calibrated properly to measure dc voltages.

convent to voitage conventen:

In this conventer the output voltage is proportional to the input current. It accepts an Input current Is and yields an output voltage Vo such that $V_0 = A I_S$. where A is the gain of the circuit.


Figure below shows the current to voltage converter Here $V_A = 0$

since the "inverting input terminal is at Virtual ground, no current flows through Rs and current.

Is flows the feedback resiston R.f. Thus the output voitage is $I_{S} = \frac{O - V_{O}}{R_{f}} = -\frac{V_{O}}{R_{f}}$ $V_0 = -I_S R_f \qquad (V_0 d I_S)$ Rf $V_0 = -I_S R_f$ RS Is (1 Fig: connent to voltage converter Thes output voltage is proportional to the input current and circuit works as a current to voltage conventer. This circuit is also referred as current controlled voltage source. Here the proportionality factor is Rf (Resistance) Because of this, I-V conventens are also called Transresistance Amplifiers. Applications : photo cell, photo diode and photo voltaic cell give an output connent that is proportional to an incident hadiant energy on light. The current

through these devices can be converted to voltage

by using a connent to voltage conventer and there by the amount of light or Madiant energy incident on the photo device can be measured. Photo diode Detector:



The photo diode produces electrical current in nesponse to incident light. This current flows through R.

$$\Gamma_{S} = \frac{V_{O} - V_{A}}{R} = \frac{V_{O}}{R}$$

$$V_0 = I_S R$$
.

the output voitage is proportional to the diode current.

Differentiaton:

one of the simplest of the op-Amp circuits that contain capacitor is the differential amplifier As the name suggests, the cincuit performs the mathematical operation of differentiation, that is the output waveform is the derivative of the input waveform. A differentiaton circuit is shown in figure below.

$$V_{i} \xrightarrow{c_{1}} V_{a=0} \xrightarrow{v_{a=0}} V_{a}$$

$$V_{i} \xrightarrow{v_{a=0}} V_{a} \xrightarrow{v_{a=0}} \xrightarrow{v_{$$

$$\frac{-V_0}{R_f} = c_1 \frac{dV_i}{dt}$$

$$V_0 = -R_f c_1 \frac{dV_i}{dt}$$

thus the output Voltage Vo is a constant $(-R_{\rm f}c_{\rm i})$ times the denivative of the input Voltage Vi and the circuit is a differentiator.

$$\begin{aligned} & \text{Illy} \quad V_{0}(s) = -R_{f}c_{1} \ s \ V_{i}(s) \\ & \frac{V_{0}(s)}{V_{i}(s)} = -R_{f}c_{1} \ s \\ & A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = -R_{f}c_{1}j\omega = -j2\pi f R_{f}c_{1} \\ & A = -j\frac{f}{fa} \qquad \text{where} \quad fa = \frac{1}{2\pi R_{f}c_{1}} \end{aligned}$$

The

$$|A| = \frac{f}{fa}$$

The gain in $dB = 20 \log |A| = 20 \log \left| \frac{1}{f_0} \right|$ Let fa=10 $f_a = 10$, f = 10 then $20 \log \left| \frac{f}{f_a} \right| = 20 \log 1 = 0 dg$ $f_a = 10$, f = 100, then $20 \log \left| \frac{100}{10} \right| = 20 dB$ $f_a = 10$, f = 1000, then $20 \log \left| \frac{1000}{10} \right| = 40 \text{ dB}$. so for every decade 1 20 log (fa) the gain increases at a 40 d B nate of +20 dB decade. Thus 20dB odB at high frequency, a differen-, t f=fa -tiaton may become unstable and break in to oscillation. there is one more problem in the ideal differentia--ton cincuit is of frequency increases, the neactance of the capacitor decreases, there by making the cincuit sensitive to high frequency noise. these problems can be connected using some additional parameters in the basic differentiator cincuit. such a cincuit is called practical differentiaton cincuit.

practical Differentiaton:

the noise and stability at high frequency can be corrected, in the practical differentiator circuit Using the resistance R1 in series with c1

and the capacitor
$$c_{f}$$
 in panallel with resistance
 R_{f} the circuit is shown in figure below.
 $V_{i} \longrightarrow I$
 $V_{i} \longrightarrow I$
 R_{i}
 R

As
$$R_{f}c_{f} = R_{1}c_{1}$$

$$\frac{V_{0}(s)}{V_{i}(s)} = \frac{-SR_{f}c_{1}}{(1+SR_{1}c_{1})^{2}}$$

$$\frac{V_{0}(i\omega)}{V_{i}(i\omega)} = \frac{-j\omega R_{f}c_{1}}{(1+j\omega R_{1}c_{1})^{2}}$$


$$A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = \frac{-j\omega T_{f}fR_{f}c_{1}}{(1+j\omega T_{f}fR_{1}c_{1})^{2}}$$
Let $f_{a} = \frac{1}{2\pi\pi R_{f}c_{1}}$, $f_{b} = \frac{1}{2\pi\pi R_{1}c_{1}}$

$$A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = \frac{-j\left(\frac{f}{f_{a}}\right)}{\left(1+j\frac{f}{f_{b}}\right)^{2}}$$

$$A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = \frac{-j\left(\frac{f}{f_{a}}\right)}{\left(1+j\frac{f}{f_{b}}\right)}$$


$$A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = \frac{-j\left(\frac{f}{f_{a}}\right)}{\left(1+j\frac{f}{f_{b}}\right)}$$

$$A = \frac{V_{0}(j\omega)}{V_{i}(j\omega)} = \frac{-j\left(\frac{f}{f_{$$



combination of R₁C₁ and R₁C₁ help to fieldice
effectively the impact of high frequency noise and offsets
A Good differentiaton may be designed as per the
following steps
1. choose fa equal to the highest frequency of the
input signal. Assume a practical value of C₁(<1µF)
and then calculate R₁
2. choose f_b = 10 fa · Now Calculate the Values of R₁
and C₁ So that R₁C₁ = R₁C₁
problem;
a) Design an op-Amp Differentiaton that will differen-
-tiate an input signal with f_{max} = 100 HZ
6) Dnaw the output waveform for a sine wave of IV
peak at 100 HZ applied to the differentiaton.
Solution:
a) select f_a = f_{max} = 100 HZ =
$$\frac{1}{2\pi R_{1}C_{1}}$$


then R₁ = 15.9 KL
Now choose f_b = 10 fa = 1KHZ
 $\frac{1}{2\pi R_{1}C_{1}}$ = 10 kHZ =) R₁ = 1.59 KL
Now choose f_b = 10 fa = 1KHZ
 $V_{1} = 1 \sin \omega t$
 $V_{1} = 1 \sin \omega t$
 $V_{1} = 1 \sin \omega t$
 $V_{1} = 1 \sin \omega \pi_{1} t = 1 \sin (2\pi x 10^{2})^{4}$




 $\int dv_0 = -\frac{1}{R_1 c_f} \int V_i dt$ $V_0(t) - V_0(0) = -\frac{1}{R_1 cr} \int_0^t V_1(t) dt$ $V_0(t) = -\frac{1}{R_1 c_f} \int_0^t v_i(t) dt + V_0(0)$ Vo(0) = Initial output Voltage $V_{0}(s) = -\frac{1}{SR_{1}Cf} V_{1}(s)$ $\Rightarrow \frac{V_{o}(s)}{V_{i}(s)} = \frac{-1}{sR_{i}C_{f}} \Rightarrow A = \frac{V_{o}(j\omega)}{V_{i}(j\omega)} = \frac{-1}{j\omega R_{i}C_{f}}$ $A = \frac{j}{2\pi f R_1 c_f} = \frac{j \frac{f_b}{f}}{f} \quad \text{where } f_b = \frac{1}{2\pi R_1 c_f}$ At $f \neq 0$ $\Rightarrow 20 \log |A| = \frac{fb}{f}$ At f=0 =) 20 log $\frac{f_b}{f} = \infty$ $1^{20}\log \frac{f_b}{f} dB$ At $f = f_b = 20 \log \frac{f_b}{f} = 0$ At f=0, the magnitude of the integrator transfer function is infinite. fb f=0At dc(f=0) the capacitor cfbehaves as an open cincuit and there is no negative feedback. The op-Amp thus operates in open loop, nesulting in an infinite gain. In practice, output never becomes infinite, rather the output of the amplifier saturates at a voltage close to truc or - VEE. As the gain of the integrator decreases with increasing frequency, the integrator cincuit doesn't have any frequency problem as faced in a differentiator However, at low frequencies such as at dc (w=0) the gain becomes infinite (or saturates). The solution to this problem is d solved by practical integrator ckt. practical Integrator circuit [Lossy Integrator]:

the gain of an integrator at low frequency can be limited to avoid the saturation problem if the feedback capacitor is shunted by a gresistance Rf as shown in figure below.

the parallel combination of Rf and cf behaves like a parallel capacitor which dissipates power unlike an ideal capacitor. For this reason, this circuit is also called a lossy integrator.



Taking laplace transform on both sides



Problem : Find R_1 and R_f in the lossy integrator so that the peak gain is 20 dB and the gain is 3 dB down from its peak when w = 100000 rad/s. Use a capacitance of $0.01 \mu F$.

solution: the gain of lossy integrator is

$$A(dB) = 20 \log_{10} \frac{Rf/R_1}{\sqrt{1 + (wRfCf)^2}}$$

the gain is max, when w=0


$$A(dB) = 20 \log \frac{Rf}{R_1} = 20 dB$$

 $\Rightarrow \frac{Rf}{R_1} = 10 \Rightarrow R_1 = \frac{Rf}{10}$

At w= 10,000 mod/s, gain is 3dB down from its peak of 20dB, 50 gain becomes 200 17 dB. 50

$$20 \log \frac{10}{1 + (10^4 \times R_f \times 6.01)^2} = 17 dB.$$

=) Rf = 10Kr then RI=1Kr.




Non Linear Applications of OP-AMP Sample and Hold cigcuit:

A sample and circuit samples an input signal and holds on to its last sampled value until the input is sampled again.

్ర

This type of cincuit is very useful in digital interfacing and analog to digital and pulse code modulation systems.

One of the simplest practical sample and hold cincuit configuration is shown in figure below.



Fig(a); Sample and Hold Cincuit.

The n-channel E-MOSFET WOMKS as a Switch and is controlled by the control voltage Vc and the capacitor 'c' stones the change the analog Signal Vi to be sampled is applied to the drain of E-MOSFET and the control Voltage Vc is applied to its gate.

when V_c is positive, the E-MOSFET turns on and the capacitor c changes to the instantaneous value of input V_i with a time constant $(R_0 + \pi_{ds}(on))$ Here Ro is the output resistance of the voltage follower A1 and rds con) is the resistance of the MOSFET when on Thus the input voltage Vi appears across the capacitor 'c' and then at the output thro--ugh the voltage follower A2. The waveforms are as shown in figure below.





Fig b : Input and output waveforms

During the time when control voltage V_c is zero, the E-MOSFET is off. The capacitor c is now facing the high input impedance of the Voltage follower A_2 and hence cannot discharge the capacitor holds the Voltage across it


the time period Ts, the time during which the voltage across the capacitor is equal to input voltage is called sample period. The time period TH of Vc during which the voltage across the capacitor is held constant is called hold period. The frequency of the control Voltage should be kept higher than (atleast twice) the input so as to getrieve the ipput from output waveform. A typical connection diagram of the LF398 is shown below.



Log Amplifien:

Antilog computation may require functions such as lnx, logx on Sinhx. These can be performed continuously with log Amps. log - Amp can also be used to compress the dynamic sange of a Signal.


the fundamental log-Amp cincuit is shown in figure below where a grounded base transistor is placed in the feedback path



Here
$$I_E = I_S \left(\frac{V_{BE}}{e} M_Y - 1 \right)$$

where $I_S = \text{Revense saturation connent = 10^{13} A$
 $\eta = 1$, $k \neq V_T = \frac{kT}{q}$
 $K = \text{Boltgman constant}$
 $T = \text{absolute temp in } ^{O}K$
 $I_E = I_S \left(\frac{qV_{BE}}{KT} - 1 \right)$
Here $I_E = I_C$
 $\frac{qV_{BE}}{KT} \left(\frac{I_C}{I_S} >> 1 \right)$
 $Here I_E = I_C$
 $\frac{qV_{BE}}{I_S} = \frac{qV_{BE}}{KT}$
 $\frac{I_C}{I_S} = \frac{qV_{BE}}{KT}$
 $V_{BE} = \frac{KT}{q} \ln \frac{I_C}{I_S}$
From the circuit $V_O = -V_{BE}$
 $V_O = -\frac{KT}{q} \ln \frac{I_C}{R_1 I_S}$
 $(:I_C = \frac{V_i}{R_1})$
 $The output Voltage is thus proportional to
the logarithm of input Voltage - Then by propulsed ing
 $\log_{10}^{V} = 0.4343 \ln X$$

The above log Amplifier circuit has one problem. The emitter saturation current Is varies from transistor to transistor and with temperature. This is eliminated by the circuit shown in figure below. 81



. Fig: Log-Amp with saturation current ond temp compensation

Let
$$I_{S_1} = I_{S_2} = I_{S_2}$$

Hence
$$V_1 = \frac{-kT}{q} \ln \left(\frac{V_i}{R_1 I_S} \right)$$


 $V_2 = \frac{-kT}{q} \ln \left(\frac{V_{nef}}{R_1 I_S} \right)$
 $V_0 = V_2 - V_1 = \frac{kT}{q} \ln \frac{V_i}{V_{nef}}$

thus reference level is now set with a single external Voltage source. It dependence on device and temperature has been removed. The Voltage Vo is still dependent upon temperature and is directly proportional to T. This is compensated by the last op-Amp stage A4 which provides a non inverting gain $\left(1 + \frac{R_2}{R_{TC}}\right)$. Now the output voltage is

$$V_{ocomp} = \left(1 + \frac{R_2}{R_{TC}}\right) \left(\frac{k_T}{q}\right) \ln \left(\frac{V_i}{V_{ef}}\right)$$

where RTC is a temp sensitive resistance with a positive co-efficient of temperature so that the slope of the equation becomes constant as the temperature changes.

the circuit of above figure nequires four op-Amps. The same output (with an invension) can be obtained by the circuit shown below which uses two op-Amps only.



and

 $V_{A} = -V_{BE2} + V_{B}$

 $V_{B} = V_{A} + V_{BE2}$


$$V_{B} = -\frac{kT}{q} \ln \left(\frac{V_{i}}{R_{1}I_{s}} \right) + \frac{kT}{q} \ln \left(\frac{V_{nef}}{R_{1}I_{s}} \right)$$
$$V_{B} = -\frac{kT}{q} \ln \left(\frac{V_{i}}{V_{nef}} \right)$$

and $V_B = V_0 \left(\frac{R_{TC}}{D_{TC}} \right)$

$$= V_{0} = \begin{pmatrix} R_{2} + R_{TC} \\ R_{TC} \end{pmatrix} V_{B}$$

$$V_{0} = \begin{pmatrix} I + \frac{R_{2}}{R_{TC}} \end{pmatrix} - \frac{KT}{q} \ln \left(\frac{V_{i}}{V_{ief}} \right)$$

$$V_{0} = -\begin{pmatrix} I + \frac{R_{2}}{R_{TC}} \end{pmatrix} - \frac{KT}{q} \ln \left(\frac{V_{i}}{V_{ief}} \right)$$




Here
$$V_{A} = \frac{-\kappa_{T}}{q} \ln \left(\frac{V_{0}}{R_{1} I_{s}} \right) \rightarrow 0$$

 $V_{BE2} = \frac{\kappa_{T}}{q} \ln \left(\frac{V_{nef}}{R_{1} I_{s}} \right) \rightarrow 0$
 $V_{B} = V_{i} \frac{R_{TC}}{R_{2} + R_{TC}} \rightarrow 0$
and $V_{A} = -V_{BE2} + V_{B}$
 $V_{B} = V_{A} + V_{BE2} = -\frac{\kappa_{T}}{q} \ln \left(\frac{V_{0}}{V_{nef}} \right)$
From Eq. (3) $V_{i} \frac{R_{TC}}{R_{2} + R_{TC}} = -\frac{\kappa_{T}}{q} \ln \left(\frac{V_{0}}{V_{nef}} \right)$
 $L_{N} \left(\frac{V_{0}}{V_{nef}} \right) = -\frac{q}{\kappa_{T}} \frac{R_{TC}}{R_{2} + R_{TC}} V_{i}$
 $\frac{V_{0}}{V_{nef}} = -\frac{q}{\kappa_{T}} \frac{1}{(1 + \frac{R_{2}}{R_{TC}})} V_{i}$
 $V_{0} = V_{nef} = \frac{-q}{R_{T}} \frac{-q}{R_{TC}} V_{i}$

Multiplien and Dividen Cincuit :

Analog Voitage multiplier Circuit :



The output of log Amplifier

$$V_{01} = -\frac{\kappa_{T}}{q} \left(1 + \frac{R_{2}}{R_{T}c} \right) \ln \left(\frac{V_{1}}{V_{r}e_{f}} \right)$$
$$V_{02} = -\frac{\kappa_{T}}{q} \left(1 + \frac{R_{2}}{R_{T}c} \right) \ln \left(\frac{V_{2}}{V_{r}e_{f}} \right)$$

Since Az is a Non inventing Summing Amplifier

$$V_{03} = V_{01} + V_{02}$$

$$V_{03} = -\frac{KT}{q} \left(1 + \frac{R_2}{R_{TC}} \right) \ln \frac{V_1 V_2}{V_{Aef}^2}$$


Vo is output of Antilog Amplifier

$$V_{0} = V_{Ref} e^{-\frac{q}{KT}} \frac{1}{\left(1 + \frac{R_{2}}{R_{TC}}\right)} V_{03}$$

$$V_{0} = V_{Ref} e^{-\frac{q}{KT}} \frac{1}{\left(1 + \frac{R_{2}}{R_{TC}}\right)} - \frac{KT}{q} \left(1 + \frac{R_{2}}{R_{TC}}\right) \ln \frac{V_{1}V_{2}}{V_{Ref}^{2}}$$

$$V_{0} = V_{Ref} \frac{V_{1}V_{2}}{V_{Ref}^{2}} \Longrightarrow \left(V_{0} = \frac{V_{1}V_{2}}{V_{Ref}}\right)$$

$$\therefore V_{0} \neq V_{1}V_{2}$$



Vo is output of Antilog Amplifien


$$V_{0} = V_{nef} \quad e^{-\frac{1}{\kappa_{T}}} \quad \frac{-\frac{1}{\kappa_{T}}}{\frac{1}{\kappa_{T}}} \quad -\frac{\kappa_{T}}{q} \quad \left(1 + \frac{R_{2}}{R_{T}c}\right) \quad \frac{V_{2}}{V_{1}}$$

$$V_{0} = V_{nef} \quad \left(\frac{V_{2}}{V_{1}}\right)$$

Multiplier IC

 $V_0 \neq \frac{V_2}{V_1}$

A basic multiplier schematic symbol is shown in figure below. Two signals (V_x and V_y) are provided. The output is the product of the two inputs divided by a Reference voltage V_{ref} .




Here the output voitage is given by

$$V_0 = \frac{V_x V_y}{V_{nef}}$$

As long as Vx < Vref and Vy < Vref, the output of the multiplier will not saturate.

of both inputs are positive, the IC is said to be one quadrant multiplier.

A two quadrant multiplier will function properly if one input is held positive and the other is allowed to swing both positive and negative.



Applications of Multipliens:

1) Frequency Doubling:

The multiplication of two sine waves of the same frequency, but of possibly different amplitudes and phase allows to double a frequency and to directly measure real power. Let

$$V_{x} = V_{x}$$
 Sinwt
 $V_{y} = V_{y}$ Sin(wt+0)

where O is the phase difference between the two signals.

$$V_{0} = \frac{V_{x} V_{y}}{V_{xef}} = \frac{V_{x} \operatorname{sinwt} V_{y} \operatorname{Sin}(\omega t + 0)}{V_{xef}}$$

$$V_{0} = \frac{V_{x} V_{y}}{2 V_{nef}} \left(2 \operatorname{Sinwt} \operatorname{sin}(\omega t + 0) \right)$$

$$V_{0} = \frac{V_{x} V_{y}}{2 V_{nef}} \left(\cos \theta - \cos(2\omega t + 0) \right)$$


$$V_{0} = \frac{V_{x} V_{y}}{2 V_{nef}} \left(\cos \theta - \frac{V_{x} V_{y}}{2 V_{xef}} \cos(2\omega t + 0) \right)$$

$$V_{0} = \frac{V_{x} V_{y}}{2 V_{xef}} \left(\cos \theta - \frac{V_{x} V_{y}}{2 V_{xef}} \cos(2\omega t + 0) \right)$$


The dc term can be easily removed by Using a IMF coupling capaciton between load and the output terminal The circuit works as an ideal doubler if same frequency is applied to both the inputs. $V_{k} = V_{x}$ sinut $V_{y} = V_{y}$ sinut $V_{0} = \frac{V \times Vy}{V_{\text{ref}}} \quad \text{Sin^{2}wt} = \frac{V \times Vy}{V_{\text{ref}}} \left(\frac{I - Cos 2wt}{2} \right)$ Vref 2) Squarer Circuit : ° ۷ X Y L $V_0 = \frac{V_X V_Y}{V_{\text{ref}}} = \frac{V_i^2}{V_{\text{ref}}}$ 3) phase Angle Detection: Vy = Vy Sin(wt + 0) $V_x = V_x \, sin \, \omega t$ $V_0 = \frac{V_X V_Y}{V_0}$ Sinut Sin(wt+0) Vnec $V_{0} = \frac{V_{X} V_{y}}{2 V_{REF}} \left[\cos \theta - \cos \left(2\omega t + \theta \right) \right]$ the phase difference between the two input

signals can be calculated from the dc component in the output Voltage Vo that

$$V_{o,dc} = \frac{V_x V_y}{2 V_{nef}} \cos \theta$$



Application:



comparator :

0

a) Ideal Componator transfer characteristics transfer characteristics transfer characteristics

(Vi-Vay)mv

(Vi - Viet)

From the characteristics it may be seen that the change in the output state takes place with an increment in input V_i of only 2mV. This is the uncentainity negion where output cannot be directly defined. This negion is due to input off-set voltage and offset null compensating techniques can be used to eliminate this.


There are basically two types of comparators.

1. Non Inventing Comparator

2. Inventing comparator.

1. Non Inventing Comparator!

the circuit of Non-inventing companator is shown in figure below. A fixed neference voltage Vref is applied to (-) input and a time Varying signal Vi is applied to (+) input.




Thus a Vnef is obtained of desired impricove and polarity can be obtained by simply adjusting the loka potentiometer. Inventing Companaton?

The cincuit of investing comparator is shown in figure below. A fixed geference voltage Vref is applied to (t) input and a time varying signal Vi is applied to (-) input.

Here Vo = + Vsat if Vi < Vref

Vo = - Vsat if Vi > Vref



Applications of Companaton:

some important Applications of Comparator are

1. zeno Crossing detector

2 window Detector

3. Time Manker Generator.

1. zeno crossing Detecton !

An inventing zero crossing detector is shown in figure below. The circuit is also called sine to square wave generator.




Fig: Input and output waveforms

2 Window Detector ?


sometimes it is required to mark the instant at which an unknown input is between two threshold levels this can be achieved by a circuit called window detector Figure below shows a three level detector with indicator circuit.

There are three indicators:


1. Yellow (LED 3) for input too low (< 3 V)

2. Green (LED2) for safe input (3-6V)

2. Dad (IFTI) for high input (>6V)



Rc cincuit (Rc $<< \tau$), so that the voltage V is a series of positive and negative pulses as shown in figure below. The negative portion is clipped off after passing through the diode D and the waveform V_L is shown in figure below so with the help of this cincuit, the sinusoid has been convented in to a train of Positive Pulses of spacing T and may be used for triggening the monoshots, SCR, sweep voltage of CRT etc.




Schmitt Trugger [Regenerative comparator]:

In basic comparator cincuit, a feedback is not used and the op-Amp is used in the open loop Mode. As open loop gain is large, very Small noise voltages also can cause triggering of the comparator, to change its state. such a false triggering may cause lot of problems in the applications of comparator as Zero crossing detector. this may give a Wrong indication of zero crossing due to Zero crossing of noise voltage rather than zero crossing of input wanted Signal. Such unwanted noise causes the output to jump between high and low states. The comparator circuit used to avoid such unwanted triggering is called regenerative comparator or Schmitt Trigger, which basically uses a positive feedback.

Figure below shows an inventing comparator with positive feedback. This circuit converts an innegular shaped wave form to a square wave on pulse. The circuit is known as the schmitt trigger on squaring circuit.

Rcomp Vin P R2 Fig: schmitt trigger The input Voltage Vin triggers (changes the state of) the output Vo every time it exceeds centain Voltage Levels called the upper threshold Voltage Vut and



threshold voltages are obtained by Using The the Voltage dividen RI-R2, where the Voltage across R2 is fed back to the (+) input. The voltage across R2 is a variable neference threshold voltage that depends on the value and polarity of output voltage Vo.

when $V_0 = + V_{sat}$, the Voltage across R_2 is called the upper threshold voltage, vut . the input voltage Vin must be slightly more positive than Vut in order to cause the output Vo to switch from tVsat to -Vsat · As long as Vin < Nut, Vo is at + Vsat · Using the voltage dividen sule

$$V_{\text{Ut}} = \frac{R_2}{R_1 + R_2} \left(+ N_{\text{sat}} \right)$$

on the other hand, when Vo = - Vsat, the voltage across R, is referred to as lower threshold voltage Vit. Vin must be slightly more negative than Vit in order to cause vo to switch from -vsat to +vsat.

In other words, for Vin greater than Vit, Vo is at -Vsat Vit is given by the following equation.

$$V_{lt} = \frac{R_2}{R_1 + R_2} \left(- V_{sat} \right)$$

thus, if the threshold Voltages Vot and Vit are made larger than the input noise Voltages, the positive feedback will eliminate the false output transitions. Also, the positive feedback, because of its negenerative action, will make Vo switch faster between tVsat and -Vsat The Resistance $R_{comp} \simeq R_1 ||R_2$ is used to minimize the offset problems.

The comparator with positive feedback is said to exhibit hysteresis, a dead band condition. That is, when the input of the comparator exceeds Vut, its output switches from tVsat to -Vsat and reverts back to its original state, tVsat, when the input goes below Vit: The hysteresis voltage is equal to the difference between Vut and Vit. therefore

$$V_{H} = V_{UL} - V_{lL} = \frac{R_2}{R_1 + R_2} \left(+ V_{sat} - (-V_{sat}) \right)$$





Fig: Vo Vensus Vin plot of the hystenesis Voltage

Problem : A schmitt trigger with the upper threshold level Vut = 0V and hysteresis width $V_H = 0.2V$ converts a IKHZ sine wave of amplitude $4V_{PP}$ in to a square wave calculate the time duration of the negative and positive pontion of the output waveform.

 $V_{H} = 0.2V , \quad V_{H} = V_{UE} - V_{IE}$

ار



oscillator, the principle of generation of square wave output is to fonce an op-Amp to operate in the saturation negion. In fig(a) fraction $B = R_2/(R_1+R_2)$ of the output is fed back to the (t) input terminal. Thus the neference voltage Unef is BNo and may take values as tBVsat or -BVsat. The output is also fedback to the (-) input terminal after integrating by means of a low pass RC combination whenever input at the (-) input terminal just exceeds Vnef, switching takes place nesulting in a square wave output. In astable multivibrator both the states are quasi stable.

consider an instant of time when the output is at +Vsat. The capacitor now stants changing towards +Vsat through nesistance R as shown in fig(b). The voltage at the (t) input terminal is held at +BVsat by R1 and R2 combination. This condition continues as the change on C glises, until it has just exceeded +BVsat, the neference voltage.


when the Voltage at the (-) input terminal becomes just greater than this reference Voltage, the output is driven to -Vsat. At this instant the voltage on the capa--citor is +BVsat. It begins to dischange through R, that is dischanges towards -Vsat. when the capacitor Voltage just exceeds -BVsat the output switches back to +Vsat. The cycle repeats itself as shown in fig(b).

the frequency is determined by the time it takes the capaciton to charge from -BVsat to +BVsat and Vice Vensa. The voltage across the capaciton as a function of time is given by

$$V_{c}(t) = V_{\text{final}} - \left(V_{\text{final}} - V_{\text{initial}}\right) e^{t|Rc}$$
where the $V_{\text{final}} = +V_{\text{sat}}$, $V_{\text{initial}} = -\beta V_{\text{sat}}$
 $\therefore V_{c}(t) = +V_{\text{sat}} - \left(+V_{\text{sat}} + \beta V_{\text{sat}}\right) e^{t|Rc}$
At $t = T_{1}$, $V_{0}tage$ accoss the capaciton neaches βV_{sat}
and switching takes place $V_{c}(T_{1}) = \beta V_{\text{sat}}$
 $\beta V_{\text{sat}} = +V_{\text{sat}} - V_{\text{sat}}\left(1+\beta\right) e^{T_{1}/Rc}$
 $T_{1} = Rc \ln \frac{1+\beta}{1-\beta}$
Total time period $T = 2T_{1} = 2Rc \ln\left(\frac{1+\beta}{1-\beta}\right)$
and the output waveform is Symmetrical.
 $gf R_{1} = R_{2}$, then $\beta = 0.5$ and $T = 2Rc \ln 3$.
The output swings from $+V_{\text{sat}}$ to $-V_{\text{sat}}$ so $V_{0}(p_{-}p)^{=2}V_{\text{sat}}$
Problem: For Astable Multivibrator $R_{1} = 86 \text{ k.r.}$, $R_{2} = 100 \text{ k.r.}$, $C = 0.1 \mu F$, $V_{\text{sat}} = \pm 15 \text{ V} \cdot \text{calculate}$
i) Reference Voltage (ii) Time benied (iii) Frequency of
Astable Multivibraton.
Solution: $\bigcirc V_{\text{nef}} = \frac{R_{2}}{R_{1}+R_{2}} \times \pm V_{\text{sat}} = \frac{100 \text{ k.r.}}{186 \text{ k.r.}} \times \pm 15 \text{ V}$
 $(2) T = 2Rc \ln\left(\frac{1+\beta}{1-\beta}\right)$ Here $\beta = \frac{100}{186} = 0.537$.
 $T = 2x 100 \text{ ka } x_{01} \times \mu \times \ln\left(\frac{1+0.537}{1-0.537}\right) = 24 \text{ ms}$
 $(3) f = \frac{1}{T} = 41.6 \text{ KHz}$.

(2) Monostable Multivibraton:

Monostable Multivibrator has one Stable state and the other is quasi stable state. The circuit is useful for generating single output pulse of adjustable time duration in nesponse to a triggering signal. The width of the output pulse depends only on external components connected to the op-Amp. The circuit shown in figure is a modified form of the astable multivibrator.



a) Mono stable Multivibrator b) Negative going triggering signal (c) capaciton waveform (d) output Voltage waveform A diode D₁ clamps the capaciton Voltage to 0.7 V when the output is at +Vsat A negative going Pulse signal of Magnitude V, passing through the differentiator R4C4 and diode D2 produces a negative tri going triggering impulse and is applied to the (d) input terminal.


Let us assume that in the stable state, the output Vo is at +Vsat. The diode D, Conducts and Vc

the voitage across the capacitor c gets clamped to 0.7 V. The Voitage at the (t) input terminal through RiR2 potentiometric divider is + BVsat.

Now if a negative trigger of Magnitude V, is applied to the (+) input terminal so that the effective signal at this terminal is less than 0.7V ie ($\beta V_{sat} + (-V_1)$ < 0.7V), the output of the op-Amp will switch from $+V_{sat}$ to $-V_{sat}$. The diode will not get nevense biased and the capaciton starts changing exponentially to $-V_{sat}$ through the nesistance R. The Voltage at the (+) input terminal is now $-\beta V_{sat}$.

when the capaciton voltage Vc becomes just slightly more negative than -BVsat, the output of the op-Amp switches back to +Vsat. The capaciton 'c' now starts changing to +Vsat through R Until Vc is 0.7V as capacitor c gets clamped to the Voltage. The pulse width T of Monostable multivibrator is calculated as follows:

 $V_{c} = V_{final} - (V_{final} - V_{initial}) e^{t/Rc}$ $V_{final} = -V_{sat} \quad and \quad V_{initial} = V_{D}$ $V_{c} = -V_{sat} + (V_{D} + V_{sat}) e^{t/Rc}$ $at \quad t = T , \quad V_{c} = -\beta V_{sat}$ $\therefore -\beta V_{sat} = -V_{sat} + (V_{D} + V_{sat}) e^{-T/Rc}$ $Aften \quad simplification \quad T = Rc \quad ln\left(\frac{1+V_{D}/V_{sat}}{1-\beta}\right)$




Fig(b) : Output Wave form.

Fig (a): Triangular wave form Generator

A triangular wave can be simply obtained by integrating a square wave as shown in fig(a). It is obvious that the frequency of the square wave and the triangular wave is the same as shown in figure(b).

Although the amplitude of the square wave is constant at $\pm V_{sat}$, the amplitude of the triangular wave will decrease as the frequency increases. This is because the reactance of the capacitor C_2 in the feedback CKtdecreases at high frequencies. A resistance R_4 is connected across C_2 to avoid the saturation problem at low frequencies as in the case of practical integrator.

Anothen triangulan wave generator using lesser humber of components is shown in figure below. It basically consists of a two level comparator followed by an integrator. The output of the comparator A, is a square wave of amplitude ± Vsat and is applied to the (-) input terminal of the integrator Az producing a triangular wave this triangular wave is fed back as input to the comparator AI through a voltage divider R2R3.



Initially, let us consider that the output of comparator A, is at +Vsat. The output of the comparator Integrator A2 will be a negative going samp as shown in figure above. Thus one end of the Voltage divider R2R3 is at a Voltage +Vsat and the other at the negative going samp of A2. At a time t=t1, when the negative going samp attains a value of -Vramp, the effective voltage at point P becomes slightly less than ov. This switches the output of A1 from +Vsat to -Vsat

During the time when the output of A1 is at -Vsat, the output of A2 increases in the positive dire--ction. And at the instant t=t2, the Voltage at Point P becomes just above OV, there by switching the output of A1 from -Vsat to tVsat. The cycle nepeats and generates a triangular wave form.

It can be seen that the frequency of the square wave and triangular wave will be the same.

the frequency of the triangular waveform can be calculated as follows.

the effective voltage at point P during the time when output of A, is at tVsat level is given by

$$-V_{ramp} + \frac{R_2}{R_2 + R_3} \left(+ V_{sat} - (-V_{ramp}) \right) \longrightarrow \mathbb{O}$$

At $t=r_1$, the voltage at point p becomes equal to zero. Therefore from Eq. (1)

$$-V_{\text{namp}} = \frac{-R_2}{R_3} (+V_{\text{sat}}) \longrightarrow (2)$$

Similarly at t=t2, when the output of AI Switches from -Vsat to tVsat

$$V_{\pi amp} = \frac{-R_2}{R_3} \left(-V_{sat} \right) = \frac{R_2}{R_3} \left(V_{sat} \right) \longrightarrow (3)$$

Therefore peak to peak amplitude of triangular wave is $V_0(P-P) = \pm V_{namp} - (-V_{namp}) = \frac{2R_2}{R_3} V_{sat} \rightarrow (4)$ The output switches from $-N_{sat} - V_{namp}$ to $\pm V_{namp}$ in half the time period $\frac{T}{2}$. Putting the values in the basic integrator Equation.

$$V_{0} = -\frac{1}{R_{c}} \int_{V_{i}} V_{i} dt$$

$$T_{2}$$

$$V_{0}(P-P) = -\frac{1}{R_{i}C_{i}} \int_{0}^{T/2} (-V_{sat}) dt = \frac{V_{sat}}{R_{i}C_{i}} \left(\frac{T}{2}\right)$$

$$(0\pi) \quad T = 2R_{i}C_{i} \quad \frac{V_{0}(P-P)}{V_{sat}}$$

potting the value of VO(P-P) from Eq (4) we get

$$T = \frac{4R_1C_1R_2}{R_3}$$


Hence the frequency of oscillation to is given by

$$f_0 = \frac{1}{T} = \frac{R_3}{4R_1C_1R_2}$$

Problem: Design the triangular wave generator so that fo = 2KHZ and VO(P-P) = 7V - The OP-AMP is 1458/772 and supply voitages = ± 15 V. Solution: Let $\pm V_{sat} = \pm 14V$ we know that $V_0(P-P) = \frac{2}{R_3} \frac{R_2}{R_3} V_{sat}$ $7 = 2 \times \frac{R_2}{R_3} \times 14 = R_2 = \frac{R_3}{4}$ Let $R_2 = 10 \text{ Kr}$, then $R_3 = 40 \text{ Kr}$ $f_0 = \frac{R_3}{4R_1C_1R_2}$ And $2 \times 10^3 = \frac{40K}{4 \times R_1 C_1 \times 10K}$ =) $R_1 C_1 = 0.5 \text{ ms}$ Let (= 0.05 HF =) R1 = 10 KA $c_1 = 0.05 \mu F$ RI=10KA No - A2 $SR_2 = 10 KJL$

oscillatons :

The basic structure of sine wave oscillators based on the use of feedback in amplifiers is shown below.




Bankhousen criterion:

) Loop gain AB = 1

2) Total phase shift around a closed loop is 360° (01) 0°

1) RC - phase shift oscillator?

the cincuit of an RC phase shift oscillator is shown in figure below. The op-Amp is used in the inventing mode and therefore provides 180° phase shift. The additional phase of 180° is provided by the RC feedback network to obtain a total phase shift of 360°. The feedback network consists of three identical RC stages. Each of the RC stage provides a 60° phase shift so that the total phase shift due to feedback network is 180°.



and
$$V_{f} = I_{3}R = \frac{V_{0} s^{3}R^{3}c^{3}}{1+5SRC + 6s^{3}R^{2}c^{2} + s^{3}R^{3}c^{3}}$$

 $V_{f} = \frac{V_{0}}{1 + \frac{6}{SRc} + \frac{5}{s^{2}R^{2}c^{2}} + \frac{1}{s^{3}R^{3}c^{3}}}$
Replacing $S=jw$, $s^{2} = -w^{2}$ and $s^{3} = -jw^{3}$, we get
 $\beta = \frac{V_{f}}{V_{0}} = \frac{1}{1 - \frac{6}{jWRc} - \frac{5}{w^{2}R^{2}c^{2}} + \frac{1}{jw^{3}R^{3}c^{3}}}$
 $\beta = \frac{1}{(1 - 5u^{2}) + ju((6 - u^{2})) \rightarrow \textcircled{O}(5)}$
For $A\beta = 1$, β should be geal, that is imaginary
term in ξq \textcircled{O} must be zero thus
 $u(6 - u^{2}) = 0 = 0$ $u^{2} = 6$
 $=) u = \sqrt{6} \implies \frac{1}{wRc} = \sqrt{6} \implies w = \frac{1}{\sqrt{6}Rc}$
The frequency of oscillation
 $f_{0} = \frac{1}{2\pi Rc\sqrt{6}}$
putting $u^{2}=6$ in ξq \textcircled{O} we get $\beta = -\frac{1}{2q}$
The negative Sign indicates that the feed back network
produces a phase shift of 180° so
 $|\beta| = \frac{1}{2q}$ But $A\beta = 1 \implies A = 2q$
therefore for sustained oscillations
 $|A| \gg 2q$

That is the gain of the investing op-Amp should be atleast 29, or Rf = 29 R1. The gain Av is kept greater than 29 to ensure that Variations in Circuit parameters will not make ABKI, otherwise oscillations will die out. problem: Design a phase shift ascillator to oscillate at 100 Hz. Note: Draw the RC phase solution: $f_o =$ 21TRC 5-6 shift oscillator circuit and represent all the component Let C= OIHF values 100 = ----=) R=6.49KJ 21T X R XO.1 X 10 6 X 16 USE R= 6.5KJL To prevent loading of the amplifier by RC network $R_1 \leq 10R$, $R_1 = 10 \times 6.5 \times 1.5 = 65 \times 1.5$ Since Rf = 29 R1 => Rf = 29 × 65 KI = 1885 KI. (2) Wien Bridge oscillator: Another commonly used audio frequency oscillaton is a wien bridge oscillaton the cincuit is shown in figure below. The feedback signal in this circuit is connected to the non inventing (+) input terminal so that the op-Amp is working as a non-inventing Amplifier. Therefore feedback network need not provide any phase shift. The circuit can be viewed as a wien bridge with a services RC netwoonk in one arm and a parallel RC network in the adjoining arm. Resistors

R, and Rf connected in the remaining two arms.

The condition of zero phase shift around the Circuit is achieved by balancing the bridge. Rf Vo R_{2} C_{2} V_{f} Rz Vô Fig(a) ! Wien Brudge Fig(b): wien Bridge showing oscillaton. the bridge network. the cincuit has been redrawn to show the bridge network in fig(b). The ac output signal of the op-Amp Amplifier is fed back to point A of the bridge. the feedback signal vf across the parallel combination R2C2 is applied to the non-inventing terminal of OP-Amp The gain of the op-Amp is $A = 1 + \frac{R_f}{R_3} \longrightarrow \bigcirc$ and Vf from fig (a) $V_{f} = V_{0} \times \frac{Z_{2}}{Z_{1} + Z_{2}} \rightarrow (2) \quad \text{where} \quad Z_{1} = R_{1} + \frac{1}{sc_{1}}$ $Z_{2} = R_{1} \left| \left| \frac{1}{sc_{2}} \right| \right|$ Putting the values zi and zz in Eq 2 $\beta = \frac{V_{f}}{V_{0}} = \frac{SR_{2}C_{1}}{1 + S(R_{1}C_{1} + R_{2}C_{2} + R_{2}C_{1}) + S^{2}R_{1}R_{2}C_{1}C_{2}}$ putting s=jw $\beta = \frac{j \omega R_2 C_1}{1 + j \omega (R_1 C_1 + R_2 C_2 + R_2 C_1) - \omega^2 R_1 R_2 C_1 C_2}$ · ____ (4)

In order B to be a great quantity, in Eq. (4)

$$1 - \omega^{2} R_{1} R_{2} c_{1} c_{2} = 0$$

$$\omega = \frac{1}{\sqrt{R_{1} R_{2} c_{1} c_{2}}}$$
The frequency of oscillation $f_{0} = \frac{1}{2\pi \sqrt{R_{1} R_{2} c_{1} c_{2}}}$

$$prom Eq.(4) \quad if \quad 1 - \omega^{2} R_{1} R_{2} c_{1} c_{2} = 0 \quad then$$

$$\beta = \frac{R_{2} c_{1}}{R_{1} c_{1} + R_{2} c_{2} + R_{2} c_{1}}$$
For $R_{1} = R_{2} = R_{3} = R$ and $c_{1} = c_{2} = C$

$$f_{0} = \frac{1}{2\pi R c} \quad and \quad \beta = \frac{1}{3}$$
Since $(A\beta|\geqslant) \Rightarrow (A \gtrsim 3)$

$$1 + \frac{R_{f}}{R_{3}} = 3 \Rightarrow (R_{f} = 2R_{3})$$
Problem: Design wien bridge oscillator with $f_{0} = 1000 \text{ Hz}$

$$solution: \quad f_{0} = \frac{1}{2\pi R c}$$
Let $c = 0.05 \ \mu F \Rightarrow R = \frac{1}{2\pi R c}$

$$R = 3.1 \text{ Kr}$$

$$Take R = 3 \text{ Kr}$$

$$R_{f} = 2R_{1} \Rightarrow R_{f} = 60 \text{ Kr}$$

$$(Use 100 \text{ Kr} Potentioner)$$
[Note: Draw the wien budge ascillator circuit and hepresent all the component Values]

UNIT-3

UNIT - III

ACTIVE FILTERS

Introduction :

Electric filters are used in circuits which nequire the separation of signals according to their frequencies. Filters are widely used in communication and signal processing and in form or another in almost all sophisticated electronic instruments. such filters can be built from

i) passive RLC components ii) Chystals

iii) Resistons, capacitons and op-Amps (Active filters) RC Active Filters:

A frequency selective electric circuit that passes electric signals of specific band of frequencies and attenuates the signals of frequencies outside the band is called an electric filter.


the simplest way to make a filter is by Using passive components (Resistons, capacitons, inductors) This works well for high frequencies that is radio frequencies. However at audio frequencies inductors become problematic, as the inductors become large, heavy and expensive so at low frequencies passive filter are not suitable.


Active filters overcome aforementioned problems of passive filters. They use op-Amp as the active element and resistors and capacitors as the passive elements the active filters by enclosing a capacitor in the feedback loop avoid using inductors. In this way inductorless active RC filters can be obtained.


Also OP-Amps is used in non-inventing configuration, it offers high input impedance and low output impedance this will improve the load drive capacity and is isolated from the frequency determining hetwork. Because of the high input impedance of the OP-Amps large value mesistors can be used, there by reducing the size and cost of the capacitors required in the design. The most commonly used Filters are 1 Low pass Filter (LPF) 2 High pass Filter (HPF)

3. Band pass Filter (BPF)


4. Band Reject Filter (BRF) (OL) Band stop Filter (BSF) The Frequency response of these filters is shown in figure below where dashed curve indicates the ideal response and solid curve shows the practical filter response.







RC Network connected to the (+) input terminal of a non-inverting op-Amp amplifier and is shown in figure below. Resistors R; and Rf determine the gain of the Filter in the pass band.



The closed loop gain to of the op-Amp is

$$A_{0} = \frac{V_{0}(s)}{V_{1}(s)} = 1 + \frac{R_{f}}{R_{i}} \longrightarrow 0$$

$$V_{1}(s) = V_{1}(s) \times \frac{\frac{1}{sc}}{R + \frac{1}{sc}}$$

$$\Longrightarrow \frac{V_{1}(s)}{V_{1}(s)} = \frac{1}{1 + sRc} \longrightarrow 2$$

$$H(s) = \frac{V_{0}(s)}{V_{1}(s)} = \frac{V_{0}(s)}{V_{1}(s)} \times \frac{V_{1}(s)}{V_{1}(s)}$$

$$H(s) = \left(1 + \frac{R_{f}}{R_{1}}\right) \frac{1}{1 + SRC} \qquad (From (I) \land (I))$$

$$H(s) = \frac{A_{0}}{1 + SRC} \longrightarrow (I)$$

$$H(s) = \frac{A_{0}}{1 + \frac{s}{\omega_{N}}} \qquad where \qquad \omega_{N} = \frac{1}{RC}$$

$$H(s) = \frac{A_{0}}{1 + \frac{s}{\omega_{N}}} \qquad where \qquad \omega_{N} = \frac{1}{RC}$$

$$H(s) = \frac{A_{0}}{1 + \frac{s}{\omega_{N}}} \qquad z_{N} = \frac{A_{0}}{1 + \frac{s}{(f_{N})}}$$

$$Here \qquad \omega_{N} = \frac{1}{RC} \implies f_{N} = \frac{1}{2\pi RC}$$

$$where \qquad f_{N} = \text{Uppen Cot-off frequency.}$$

$$H(i\omega) = \frac{A_{0}}{1 + \frac{f}{(f_{N})}}$$

$$\Rightarrow \left[H(i\omega)\right] = \frac{A_{0}}{\sqrt{1 + (\frac{f}{f_{N}})^{2}}}$$

$$sf \qquad f_{<} < f_{N} \implies \frac{f}{1 + is \text{ neglegible }, (H(i\omega)) = A_{0}$$


$$At \qquad f_{I} = f_{N} \implies |H(i\omega)| = 0$$

$$A_{0} \qquad f_{I} = \frac{A_{0}}{\sqrt{1 + (\frac{f}{f_{N}})^{2}}}$$


$$H(s) = \frac{A_{0}}{1 + \frac{s}{\omega_{N}}} \qquad Here \qquad Here \qquad gain \qquad decreases$$

$$\Rightarrow \qquad H(s) = \frac{A_{0}}{s + \omega_{N}} \qquad at a \ \pi ate \ of \ -zode | decade$$

•



Po



Second Orden Active Filten !

An improved filter response can be obtained by using a second order active filter. A second order filter consists of two RC pairs and has a roll-off rate of -40 dB decade.

A General second order filter (sallen key filter) is shown in figure below.




Fig: sallen - Key filter (General Second order filter) Here $A_0 = 1 + \frac{R_f}{R_i} = \frac{V_0}{V_B} \Rightarrow \left(V_B = \frac{V_0}{A_0} \longrightarrow O \right)$ Writing KCL at node A $(V_i - V_A)Y_1 = (V_A - V_B)Y_2 + (V_A - V_0)Y_3$

$$V_{1} Y_{1} = V_{A} \left(Y_{1} + Y_{2} + Y_{3} \right) - V_{B} Y_{2} - V_{0} Y_{3}$$

$$V_{1} Y_{1} = V_{A} \left(Y_{1} + Y_{2} + Y_{3} \right) - \frac{V_{0}}{A_{0}} Y_{2} - V_{0} Y_{3} \rightarrow \textcircled{()} (:: Fun 0)$$
whiting Ket at node B
$$\left(V_{A} - V_{B} \right) Y_{2} = V_{B} Y_{4}$$

$$V_{A} Y_{1} = V_{B} \left(Y_{2} + Y_{4} \right)$$

$$\Rightarrow V_{A} = \frac{V_{0} \left(Y_{2} + Y_{4} \right)}{A_{0} Y_{2}} \rightarrow \textcircled{(3)}$$
Substituting ((3) in (2))
$$V_{1} Y_{1} = \frac{V_{0} \left(Y_{2} + Y_{4} \right)}{A_{0} Y_{2}} \left(Y_{1} + Y_{2} + Y_{3} \right) - \frac{V_{0}}{A_{0}} Y_{2} - V_{0} Y_{3}$$
Substituting ((3) in (2))
$$V_{1} Y_{1} = \frac{V_{0} \left(Y_{2} + Y_{4} \right)}{A_{0} Y_{2}} \left(Y_{1} + Y_{2} + Y_{3} \right) - \frac{V_{0}}{A_{0}} Y_{2} - V_{0} Y_{3}$$
Substituting ((3) in (2))
$$V_{1} Y_{1} = \frac{V_{0} \left(Y_{2} + Y_{4} \right)}{A_{0} Y_{2}} \left(Y_{1} + Y_{2} + Y_{3} \right) + Y_{1} Y_{2} + (1 - A_{0}) Y_{2} Y_{3} \right)$$
Second order low pass filter :
$$T_{0} \text{ make a low pass filter } Y_{1} = Y_{2} = \frac{1}{R}$$

$$Y_{3} = Y_{4} = sc$$
Substituting the above values in Eq. (4)
$$V_{0}(s) = \frac{A_{0} / R^{2}}{sc \left(\frac{2}{R} + sc \right) + \frac{1}{R^{2}} + (1 - A_{0}) \frac{sc}{R}} \left(\frac{1 + c}{r} \right) V_{0}$$

$$H(s) = \frac{A_{0}}{s^{2} R^{2} c^{2} + sRc \left(3 - A_{0} \right) + 1}$$
Fig: secand order.

$$H(s) = \frac{A_0/R^2c^2}{s^2 + \frac{s}{Rc}(s - A_0) + \frac{1}{R^2c^2}}$$
Put $\omega_n = \frac{1}{Rc}$

$$H(s) = \frac{A_0 \omega_n^2}{s^2 + s\omega_n(s - A_0) + \omega_n^2} \longrightarrow (5)$$

$$H(s) = \frac{A_0 \omega_n^2}{s^2 + d\omega_n s + \omega_n^2} \longrightarrow (5)$$
where d is damping co -efficient $d = 3 - A_0$

$$H(i\omega) = \frac{A_0 \omega_n^2}{(i\omega)^2 + d\omega_n(j\omega) + \omega_n^2}$$

$$H(i\omega) = \frac{A_0}{(\frac{j\omega}{\omega_n})^2 + j \frac{\omega}{\omega_n} d + 1}$$


$$Let \quad S_n = \frac{j\omega}{\omega_n} \implies H(j\omega) = \frac{A_0}{s_n^2 + ds_n + 1}$$

$$20 \log (H(j\omega)) = 20 \log \frac{A_0}{(\frac{j\omega}{\omega_n})^2 + d(\frac{j\omega}{\omega_n}) + 1}$$

$$20 \log (H(j\omega)) = 20 \log \frac{A_0}{(-(\frac{\omega}{\omega_n})^2 + j d(\frac{\omega}{\omega_n}) + 1)}$$

$$20 \log (H(i\omega)) = 20 \log \frac{A_0}{(-(\frac{\omega}{\omega_n})^2 + j d(\frac{\omega}{\omega_n})} \longrightarrow (5)$$

$$The frequency fresponse for different Values of d is shown in figure below$$



© A Bessel filter is heavily damped and has a damping co-efficient of 1.73. This gives better pulse response however causes attenuation in the upper band of the pass band.

Here the botterworth filter is generally preferred because of his maximally flat response with damping Co-efficient $\alpha = 1.414$.

Eq (b) becomes

 $20 \log |H(jw)| = 20 \log \frac{11}{\sqrt{1 + (\frac{w}{w_h})^4 - 2(\frac{w}{w_h})^2 + (1.414 \frac{w}{w_h})^2}}$ $x = 1.414 = \sqrt{2}, \quad (1.414)^2 = x^2 = 2$


$$20 \log |H(jw)| = 20 \log \frac{Ao}{1 + \left(\frac{W}{Wh}\right)^{\frac{H}{2}} - 2\left(\frac{W}{Wh}\right)^{\frac{L}{2}} + 2\left(\frac{W}{Wh}\right)^{\frac{L}{2}}}$$

$$10 \log |H(jw)| = 20 \log \frac{Ao}{\sqrt{1 + \left(\frac{W}{Wh}\right)^{\frac{H}{2}}} = 20 \log \frac{Ao}{\sqrt{1 + \left(\frac{F}{Fh}\right)^{\frac{H}{2}}}}$$

For nth order Butterworth low pass filter


$$|H(j\omega)| = \frac{A_0}{\sqrt{1 + \left(\frac{\omega}{\omega_h}\right)^{2h}}}$$

$$\frac{1H(j\omega)}{A_0} = \frac{1}{\sqrt{1+\left(\frac{\omega}{\omega_h}\right)^{2h}}}$$



$$1 + \frac{R_{f}}{R_{i}} = 1.586 \implies \frac{R_{f}}{R_{i}} = 0.586$$


Let $R_i = 10 \text{ Kr}$, $R_f = 5.86 \text{ Kr}$.




Problem -3 '

Detenonine the order of a low pass butter wonth filter to provide 40 dB attenuation at $\frac{\omega}{\omega_h} = 2$

Solution: $\frac{\omega}{\omega_{h}} = 2$ $\frac{H(i\omega)}{A_{0}} = \frac{1}{\sqrt{1 + \left(\frac{\omega}{\omega_{h}}\right)^{2}n}} \longrightarrow 0$ $20 \log \frac{(H(i\omega))}{A_{0}} = -40$ $\frac{1H(i\omega)}{A_{0}} = 0.01 \longrightarrow 2$ $Equating @ and (2) \frac{1}{\sqrt{1 + \left(\frac{\omega}{\omega_{h}}\right)^{2}n}} = 0.01$ After simplifying n = 6.63Since the order of the filter must be an integer So n = 7



$$\begin{split} \left| H(j\omega) \right| &= \frac{A_0}{1 - \frac{1}{\omega^2 R^2 c^2} - j\alpha} \frac{1}{\omega Rc} \\ \left| H(j\omega) \right| &= \frac{A_0}{1 - \left(\frac{\omega_L}{\omega}\right)^2 - j\alpha} \left(\frac{\omega_L}{\omega}\right) \\ & \omega here \quad \omega_L = \frac{1}{Rc} \\ \left(H(j\omega) \right) &= \frac{A_0}{\sqrt{\left(1 - \left(\frac{\omega_L}{\omega}\right)^2\right)^2 + \left(\alpha \frac{\omega_L}{\omega}\right)^2}} \\ & \alpha = 1.414 = J^{\infty} \quad \left(\text{ For Butterworth filter} \right) \\ & \alpha'' = 2 \quad , \text{ so for Second order High pass filter}, \\ & \left| H(j\omega) \right| &= \frac{A_0}{\sqrt{1 + \left(\frac{\omega_L}{\omega}\right)^4}} \\ &= \frac{A_0}{\sqrt{1 + \left(\frac{\omega_L}{\omega}\right)^4}} \\ &= \frac{1}{\sqrt{1 + \left(\frac{\omega_L}{\omega}\right)^2}} = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^{2n}}} \\ & \frac{H(j\omega)}{A_0} = \frac{1}{\sqrt{1 + \left(\frac{\omega_L}{\omega}\right)^{2n}}} = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^{2n}}} \\ & \frac{Pncblem}{A_0} + j \text{ besign a finst order high pass filter so that lower cut-off frequency by IKH3 and pass band gain of 2 \\ & \frac{J_L = 1 \times 10^3}{J_L}, \quad choose \ C = 0.01 \mu F \\ & \frac{J_L = 1 \times 10^3}{R_1}, \quad choose \ C = 0.01 \mu F \\ & \frac{J_L = 10 \text{ KAL}}{J_L = 10 \text{ KAL}} \end{split}$$



Bandpass filters:

There are two types of band pass filters which are classified as per the figure of Merit or Quality factor &:

i) Nannow Band pass filter (2710) ii) wide Band pass filter (2×10)

The following Relationship is important

$$a = \frac{f_o}{BW} = \frac{f_o}{f_h - f_L}$$
 and $f_o = \sqrt{f_h f_L}$

where $f_h = Upper Cut-off frequency$ $f_L = Lower Cut-off frequency$ $f_0 = Central frequency$.


i) Nannow Band pass filten !

the circuit of Narrow Bandpass filter has two feedback paths and the Op-Amp is used in inventing mode of operation. The circuit is shown in figure below.

$$V_{1} \longrightarrow V_{1} \longrightarrow V_{2} \longrightarrow V_{3} \longrightarrow V_{4} \longrightarrow V_{5} \longrightarrow V_{6}$$

Wi $(Y_{1} \longrightarrow Y_{2} \longrightarrow V_{5} \longrightarrow V_{6} \longrightarrow V_{7} \longrightarrow$

$$V_{i} \qquad V_{i} \qquad V_{i$$



the gain expression is

$$\frac{V_{0}(s)}{V_{l}(s)} = -\frac{G'}{Y} = -\frac{G'}{sc+G+\frac{1}{sL}} \longrightarrow (5)$$
comparing ϵ_{q} (4) and (5)
$$G' = G_{1} \longrightarrow (6)$$

$$L = \frac{C_{2}}{G_{5}(G_{1}+G_{4})} \longrightarrow (1)$$

$$G = \frac{G_{5}(c_{2}+c_{3})}{c_{2}} \longrightarrow (8)$$

$$C = C_{3} \longrightarrow (9)$$

At resonance the parallel RLC circuit has a unity power factor ie imaginary part is zero which gives the resonant frequency wo as

$$w_0^2 = \frac{1}{LC} = \frac{G_5(G_1 + G_4)}{C_2 C_3} \longrightarrow 0$$

The gain at resonance is


$$\frac{V_0}{V_i}\Big|_{W=W_0} = -\frac{G'_1}{G} = -\frac{G_1}{G} = -\frac{\left(\frac{G_1}{G_5}\right)c_2}{c_2+c_3} \longrightarrow (1)$$

$$\frac{V_0}{V_1} \bigg|_{W=W_0} = -\frac{\left(\frac{R_5}{R_1}\right)C_2}{C_2+C_3} \longrightarrow (12)$$

The Q-factor at resonance is

$$Q_0 = \frac{\omega_0 L}{R} = \omega_0 R C = \frac{\omega_0 C}{G} = \frac{\omega_0 C_2 C_3}{(c_2 + c_3) G_5} \longrightarrow (3)$$

Bandwidth BW is given by The $BW = f_h - f_L = \frac{f_o}{q_o} = \frac{Wo}{2\pi q_o} = \frac{Wo}{2\pi R W_0 C}$ $BW = \frac{1}{2\pi RC} = \frac{G}{2\pi C} = \frac{G_5(C_2 + C_3)}{2\pi C_2 C_3} \rightarrow (4)$ and the centre freq, $f_0 = \sqrt{f_n f_L}$ Now for C2 = C3 = C, the gain at resonance freq from Eq. (12) is $\frac{V_0}{V_1} = -\frac{K_5}{2R_1} = -A_0 \longrightarrow (5)$ $\omega_{0} = \frac{\sqrt{q_{5}(q_{1}+q_{4})}}{16}$ $BW = \frac{G_5}{TTC} = \frac{1}{TTR_2C} \longrightarrow$ (17)using Eq's (13), (15), (16) the standard transfer function of a bandpass filter is obtain as $H(s) = \frac{-A_0\left(\frac{\omega_0}{Q}\right)s}{s^2 + \left(\frac{\omega_0}{Q}\right)s + \omega_0^2} = \frac{-A_0 \times \omega_0 s}{s^2 + \omega_0 s + \omega_0^2} \rightarrow \mathbb{R}$ $20 \log |H(S)| = 20 \log \left[\frac{A_0 \times W_0 S}{S^2 + \omega_0 S + \omega_0^2} \right] \longrightarrow (9)$ single opening it is obivious from Eq (13) that for we wo and w>> wo the gain is zero and for w= wo the gain is Ao.



$$\left| H_{\rm HP} \right| = \frac{A_{01} \frac{f}{f_{\rm L}}}{\sqrt{1 + \left(\frac{f}{f_{\rm L}}\right)^2}} \longrightarrow ()$$

$$H_{\rm LP} = \left(1 + \frac{R_{\rm f}}{R_{\rm i}}\right) \frac{1}{1 + j 2\pi f R_{\rm I} C_{\rm I}}$$

$$H_{\rm LP} = A_{02} \frac{1}{1 + j \frac{f}{f_{\rm h}}} \longrightarrow exc. \quad f_{\rm h} = \frac{1}{2\pi R_{\rm I} C_{\rm I}}$$

$$\left| H_{\rm LP} \right| = \frac{A_{02}}{\sqrt{1 + \left(\frac{f}{f_{\rm h}}\right)^2}} \longrightarrow (2)$$

$$\left| H_{\rm WBP} \right| = \left(H_{\rm HP}\right) \left(H_{\rm LP}\right)$$

$$= \frac{A_{01} \frac{f}{f_{\rm L}}}{\sqrt{1 + \left(\frac{f}{f_{\rm L}}\right)^2}} \propto \frac{A_{02}}{\sqrt{1 + \left(\frac{f}{f_{\rm h}}\right)^2}}$$

$$\left| H_{\rm WBP} \right| = \frac{A_{01} \frac{f}{f_{\rm L}}}{\sqrt{\left(1 + \left(\frac{f}{f_{\rm L}}\right)^2\right)\left(1 + \left(\frac{f}{f_{\rm h}}\right)^2\right)}}$$

$$\left| H_{\rm WBP} \right| = \frac{A_{0} \frac{f}{f_{\rm L}}}{\sqrt{\left(1 + \left(\frac{f}{f_{\rm L}}\right)^2\right)\left(1 + \left(\frac{f}{f_{\rm h}}\right)^2\right)}}$$

$$where \quad A_{0} = A_{01} A_{02}$$

problem: Design a wide band pass filter having

$$f_{L} = 400 H_{3}$$
, $f_{h} = 2KH_{3}$ and Pass band Jain of 4
b. Find the value of R of the filter.
Solution: Given $f_{L} = 400 H_{3}$ Given $f_{h} = 2KH_{3}$
 $f_{L} = \frac{1}{2\pi R_{2} C_{2}}$
choose $C_{2} = 0.01 \mu F$
then $R_{2} = 39.7 K\Lambda$
Gain = 4 = Ao₁ × Ao₂ = Ao
 $A_{0} = \left(1 + \frac{R_{f}}{R_{1}}\right) \left(1 + \frac{R_{f}}{R_{1}}\right) = 4$
 $I + \frac{R_{f}}{R_{1}} = 2 \implies R_{f} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R_{1} = R_{1} = 10 K\Lambda$.
 $I = \frac{R_{f}}{R_{1}} = R_{1} = R$


Band Reject Filten:

A band reject filter (also called a band stop or band elimination) Can be either i) Narrow band reject (or)


ii) wide band reject filter.

The <u>narrow band</u> <u>reject</u> filter is commonly called a <u>notch</u> filter and is useful for the rejection of a single frequency, such as 50 Hz power line frequency hum.

There are several ways to make notch filters one simple technique is to subtract the band pass filter output from its input. This principle is shown in figure below.



The band pass filter has an invented output as the gain is negative. Therefore while implementing the hotch filter, we must use a summer instead of a subtractor. Also the band pass filter has a gain of Ao, so that output at the centre frequency will be -AoVi. To completely subtract this output, the input of the summer must be precisely AoVi. Thus a gain of Ao must be added between the input signal and the summer as shown in figure below.



the output of the circuit in the s-domain is $V_0(s) = A_0 V_i(s) + \left(\frac{-A_0 \times W_0 S V_i(s)}{s^2 + \alpha W_0 S + W_0^2} \right)$


$$\frac{V_{0}(s)}{V_{i}(s)} = A_{0} - \frac{A_{0} \alpha w_{0} s}{s^{2} + \alpha w_{0} s + w_{0}^{2}}$$

$$\frac{V_{0}(s)}{V_{i}(s)} = A_{0} \left(\frac{1 - \frac{\alpha w_{0} s}{s^{2} + \alpha w_{0} s + w_{0}^{2}} \right)$$

$$\frac{V_{0}(s)}{V_{i}(s)} = \frac{A_{0} \left(s^{2} + w_{0}^{2} \right)}{s^{2} + \alpha w_{0} s + w_{0}^{2}} \longrightarrow 0$$


this is the transfer function for a second order notch filter and the circuit schematic is shown below. С R5 C R, R_2 ٧č R4 Rz Rh K Band pass filter - K - Summer - \neq Fig: Notch filter schematic It is evident from Eq. () that for week, and for w>>wo, the pass band gain is [Ao] and at frequency w= wo the gain is zero. Wide Band Reject Filten:-A wide band reject filter (a < 10) can be made using a LPF, HPF and a summer. It is of course necessary that i) the lower cut-off frequency fr of the HPF should be much greater than the upper cut-off frequency fn of the LPF ii) the pass band gain of LPF and HPF should be the same.

the circuit for wide Band Reject filter is shown in figure below.



All pass Filten!

An all pass filter passes all frequency components of the input signal without any attenuation.




By using superposition principle, the output Voltage will be calculated.

 $\frac{\text{case}(i): V_i \text{ at inverting input}}{V_i \bigoplus_{i=1}^{R_1} R_1 \bigoplus_{i=1}^{R_1} V_{o_1}}$ $\frac{V_i \bigoplus_{i=1}^{R_1} R_1 \bigoplus_{i=1}^{R_2} V_{o_1}}{\prod_{i=1}^{R_2} R_1 \bigoplus_{i=1}^{R_2} V_{o_1}}$ $Here \frac{V_{o_1}}{V_i} = -\frac{R_f}{R_1} = -1 \Longrightarrow$

$$\implies (V_{01} = -V_{i}) \rightarrow 0$$

case(ii) ? Vi at non-inventing input



Here
$$\frac{V_{02}}{V_{0}} = 1 + \frac{R_{f}}{R_{1}} = 2 \implies V_{02} = 2V_{0} \rightarrow (2)$$

and $\frac{V_{1} - V_{0}}{R} = \frac{V_{0}}{1/sc} \implies \frac{V_{1}}{R} = V_{0} \left(\frac{1}{R} + sc\right)$
 $\implies V_{0} = V_{1} \left(\frac{1}{R} + sc\right)$
 $\implies V_{0} = V_{1} \left(\frac{1}{R} + sc\right)$
 $\implies V_{0} = V_{1} \left(\frac{1}{R} + sc\right)$
By using superposition principle
 $V_{0} = -V_{1} + 2V_{0}$
 $V_{0} = -V_{1} + 2V_{0}$
 $V_{0} = -V_{1} + 2\left(\frac{V_{1}\left(\frac{1}{1+sRc}\right)}{V_{1}}\right) = \frac{1-j\omega_{RC}}{(1+j\omega_{RC})}$
 $pot s = j\omega$
 $V_{0} = -V_{1} + 2\left(\frac{V_{1}\left(\frac{1}{1+sRc}\right)}{V_{1}}\right) = \frac{1-j\omega_{RC}}{(1+j\omega_{RC})}$
 $pot s = j\omega$
 $V_{0} = -V_{1} \left(\frac{2}{1+j\omega_{RC}} - 1\right) \Rightarrow \frac{V_{0}}{V_{1}} = \frac{1-j\omega_{RC}}{(1+j\omega_{RC})}$
 $\Rightarrow \frac{V_{0}}{V_{1}} = \frac{1-sRc}{1+sRc}$
 $ransfer function of$
 $all pass filtu$
 $\Rightarrow (f)$
 $\frac{V_{0}}{V_{1}} = \frac{1-j2\pi fRc}{1+j2\pi fRc} = H(\omega)$
 $\frac{V_{0}}{V_{1}} = 1 \Rightarrow |V_{0}| = |V_{1}|$
 $\phi = -tan^{-1}(2\pi fRc) - tan^{-1}(2\pi fRc)$
 $\phi = -2tan^{-1}(2\pi fRc)$
 $\psi = -q^{0}$
 $t =$

555 Timen

Introduction!

In most of the industries, operations are scheduled according to specific time requirements. In process industry, now material is processed in different stages. In each stage now material is processed for a particular time period. For example process may be the heating process and the heat may be required for say, 5 minutes. There are number of applications where event must be delayed for specific delay periods. For example, one can snap by setting proper time period in automatic camenas.

To achieve these requirements, an electronic circuitary which is used to generate time delays. the 555 timer is a highly stable device for generating accurate time delay or oscillation. <u>Featuren</u>: * A single 555 timer can provide time delay ranging from microseconds to hours where as counter timer can have a maximum timing range of days * the 555 timer can be used with supply voltage


in the stange of +5V to +18V and Can drive

load up to 200mA.
* st is compatible with both TTL and cmos
logic cincuits.
* Because of the wide Range of supply voltage,
the 555 timer is versatile and easy to use in
Various applications.
Applications :
1. oscillator 2. pulse Generator
3. Ramp and square wave Generator
4. mono shot multivibrator 5. Burglan Alanm
6. Traffic light Control 7. Voltage Monitor.
Functional Block diagram of IC 555 '.
The figure below shows the pin diagram and
the block diagram of the IC NE 555 timer.
this is 8 pin IC timen.
ground 1 8 + Vec
• Triggen 2 7 Discharge
output 3 6 Threshold

Reset

4

5 Control Voltage




→ In application where no such modulation is intended, it is recommended that a capacitor (0.01µF) be connected between control voltage terminal (Pins) and ground to bypass noise or ripple from the supply.

 \rightarrow In the standby (stable) state, the output \overline{Q} of the control flip-flop is <u>high</u>. This makes the output <u>low</u> because of power amplifier which is basically an inverter.

→ A negative going trigger pulse is applied to pin 2 and should have its dc level greater than the threshold level of the lower comparator (ie $\frac{Vcc}{3}$) → At the negative going edge of the trigger, as the trigger passes through $\frac{Vcc}{3}$, the output of the lower comparator goes High and sets the flip flop (Q = 1, $\overline{Q} = 0$)

 \rightarrow During the positive excursion, when the threshold Voltage at Pin6 Passes through $\frac{2}{3}$ Vcc, the output of the upper comparator goes High and resets the FF (Q=0, Q=1)

→ the reset input (Pin 4) provides a mechanism to reset the FF in a manner which overrides the effect of any instruction coming to FF from



555 Timer in Monostable Operation


-> Figure (a) shows a 555 timer connected for monostable operation and its functional diagram is shown in fig(b).

In the stand by mode FF holds the transistor Q1 ON, thus clamping the external timing capacitor C to ground the output remains at ground Potential ie low.

As the trigger passes through $\frac{V_{CC}}{3}$, the FF is set ie $\overline{Q} = 0$. This makes the transiston Q_1 off and the short circuit across the timing capacitor C is released.

As $\overline{\alpha}$ is low, output goes High (=Vcc), Now timing Cycle begins. Voltage across the capacitor Rises exponentially through R towards Vcc with a time constant RC.

After a time period (T) the capacitor voltage is just greater than $\frac{2}{3}$ Vcc and the upper comparator resets the FF, that is R=1, s=0. This makes $\overline{a}=1$, transistor a_1 goes on (ie saturates), there by discharging the capacitor c rapidly to ground potential. Then the output neturns to the standby mode (or) ground potential as shown in fig(c).



$$V_{c} = V_{cc} \left(1 - e^{-t|Rc} \right)$$


$$At t = \tau, \quad V_{c} = \frac{2}{3} V_{cc}$$

$$\therefore \quad \frac{2}{3} V_{cc} = V_{cc} \left(1 - e^{-t|Rc} \right)$$

$$\therefore \quad T = HRC$$

thus the pulse width T is given by

TELIRC



wave input signal. The monostable multivibrator will be

triggened by the first negative going edge of the square wave input signal but the output will remain high for next negative going edge of the input square wave as shown in figure above. The monoshot will however be triggened on the third negative going input depending on the choice of time delay. In this way the output can be made integral fractions of the frequency of the input triggening square wave.

2. Missing pulse detecton :





Fig: A missing pulse detector monostable cincuit.



Missing polse detector cincuit using 555 timer is shown in figure above. Whenever, input trigger is low, the emitter diode of the transistor & is forward biased. The capacitor c gets clamped to few tenths of a voit (~0.7v). The output of the timer goes high. The circuit is designed so that the time period

of the monostable circuit is slightly greater (1/3 longer) than that of the triggering pulses. So long the trigger pulse train keeps coming at pin 2, the output remains High. However, if a pulse misses, the thigger input is high and transistor of is cut-off. The 555 timer entens in to normal state of monostable operation. The output goes low after time T of the mono shot thus this type of cincuit can be used to detect missing heart beat. It can also be used for speed control and measurement. 3. Linear Ramp Generator ! Vcc Linean namp can ŚRE ŚRI 8 be generated by Thigger 2 7 g-----83 the circuit shown 555 in figure. The output 6 'R2 3 О-5 nesiston R of the monostable circuit 0.01HF

constant current Fig: Linear Ramp Generator. Source.

is replaced by a


The capacitor is changed linearly by the constant current source formed by the transistor a_3 . The capacitor Voltage Vc can be written as


$$V_c = \frac{1}{c} \int_{0}^{t} i dt \longrightarrow 0$$

where is in the concert supplied by the constant

$$\frac{R_{1}}{R_{1}+R_{2}} V_{cc} - V_{BE} = (\beta+1) I_{B} R_{E} = \beta I_{B} R_{E} = I_{c} R_{E} = i R_{E} \rightarrow 0$$
where I_{B} , I_{c} are the base convent and collector.
Convent respectively, β is the convent amplification
factor in cE-mode and is Very high therefore.
$$i = \frac{R_{1}V_{cc} - V_{BE}(R_{1} + R_{2})}{R_{E}(R_{1} + R_{2})} \rightarrow \emptyset$$
Now potting the value of the convent i in eq. 0, we get
$$V_{c} = \frac{R_{1}V_{cc} - V_{BE}(R_{1} + R_{2})}{C R_{E}(R_{1} + R_{2})} t$$
At time $t=\tau$, the capacitor voltage V_{c} becomes
$$\frac{3}{3}V_{cc}$$
, then we get
$$\frac{2}{3}V_{cc} = \frac{R_{1}V_{cc} - V_{BE}(R_{1} + R_{2})}{R_{E}(R_{1} + R_{2})} (t)$$
Now $\tau = (\frac{2}{3})V_{cc} - V_{BE}(R_{1} + R_{2})$
Trigge at Pin-1
$$\frac{V_{c}}{R_{1}V_{cc}} - V_{BE}(R_{1} + R_{2}) \rightarrow (t)$$

$$\frac{V_{c}}{R_{1}V_{cc}} - V_{BE}(R_{1} + R_{2}) = (t)$$






During this time Output(Pin 3) is high (equals Vcc) as Reset R=0, set S=1, and this combination makes $\overline{A}=0$ which has un clamped the timing capacitor C.


when the capacitor voltage equals to $\frac{2}{3}$ Vcc, the upper comparator triggers the control FF so that $\overline{0} = 1$. This inturn makes transistor $\overline{0}_1$ on and capacitor C starts discharging towards ground through RB and transistor $\overline{0}_1$ with a time constant RBC. During the discharge of timing capacitor C, as it reaches $\frac{V_{CC}}{3}$, the lower comparator is triggered and at this stage s=1, R=0, which turns $\overline{8}=0$. Now $\overline{0}=0$ unclamps the external timing capacitor C.

The capaciton c is thus periodically changed and discharged between $\frac{2}{3}$ Vcc and $\frac{1}{3}$ Vcc respectively.


The schematic diagram of Astable multivibrator Using IC 555 timer is shown in figure below



the timing



The output is low while the capaciton discharges from 2 Vec to 1 Vec and the voltage across the capacitor is given by $V_c = V_f - (V_f - V_{ini}) e^{t/Rc}$ $V_{fini} = \frac{2}{3} V_{cc}$, $V_f = 0$ $V_c = 0 - \left(0 - \frac{2}{3}V_{cc}\right) = \frac{1}{2} |Rc|$ At $t = T_{LOW}$ $V_c = \frac{1}{3} V_{cc}$ $\frac{1}{3}V_{CC} = \frac{2}{3}V_{CC} = \frac{-T_{LOW}}{RC}$ $T_{LOW} = 0.69 RC = 0.69 R_BC$ T = THigh + TLOW $T = 0.69 \left(R_A + 2R_B \right) C$ $f = \frac{1}{T} = \frac{1.45}{0.69(R_A + 2R_B)C}$ In the circuit, when the transistor Q, is ON, the output goes low. Hence 1. D = TON X100 TON + TOFF 1/ Duty Cycle = 1Low X100 / Duty cycle = RB × 100 RA+2RR



A 555 timer in astable mode can be used to generate FSK signal. The circuit is shown in figure above. The standard digital data input frequency is 150Hz . when input is high, transistor a is off and 555 timer works in the hormal astable mode of operation. The frequency of the output wave form is given by

$$f_{0} = \frac{1.45}{\left(R_{H} + 2R_{B}\right)C}$$


In a tele - type writer using a modulator demodulator (MODEM), a frequency between 1070Hz to 1270Hz is used as one of the standard FSK signals. The components RA, RB and the capacitor C Can be selected so that fo is 1070Hz when the input is LOW, & goes on and connects the resistance Rc across RA. The output frequency is now given by

$$f_{0} = \frac{1.45}{\left(R_{A} \right) \left|R_{c}\right| + 2R_{B}}$$

The resistance Rc can be adjusted to get an output frequency 1270 Hz.


d) Pulse position Modulaton:


the pulse position modulator can be constructed by applying a modulating signal to Pin 5 of a 555 timer connected for astable operation as shown in figure below. The output pulse position Varies with the modulating signal, since the threshold Voltage and hence the time delay is Varied.



Figla pulse position modulator Figle position modulator output

Fig(b) shows the output waveform generated for a triangular wave modulation signal. It may be noted that from the output waveform that the frequency is varying leading





phase - Locked Loops

Introduction: A phase locked loop is basically a closed loop system designed to lock the output frequency and phase to the frequency and phase of an input signal. It is commonly abbreviated as PLL. Now with the advanced Ic technology, PLL's are available as inexpensive monolithic Ic's. They are used in applications such as frequency synthesis, frequency modulation/ demodulation, Am detection, tracking filters, FSK demodulator, tone detector etc.

Basic principle and operation of PLL :

The basic block schematic of the PLL is shown in figure below





Fig ! Block Schematic of PLL

This feedback system consists of 1. phase detector/companator 2. Low pass filter 3. An Error Amplifier 4. A. Vousson Complifier The VCO is a free running multivibrator and openates at a set frequency for called free running frequency (fo). This frequency is determined by an external timing capacitor and an external resistor. It can also be shifted to either side by applying a dc control Voltage Vc to an appropriate terminal of the IC. The frequency deviation is directly proportional to the dc control Voltage and hence it is called Voltage Controlled oscillator or in short VCO.

If an input signal Vs of frequency fs is applied to the PLL, the phase detector compares the phase and frequency of the incoming signal to that of the output Vo of the Vco.

If the two signals differ in frequency phase an error voltage Ve is generated. The phase detector is basically a multiplier and produces the sum fstfo and difference fs-fo components at its output. The high frequency component fstfo is removed by the low pass filter and the difference frequency component is amplified and then applied as control Voltage Vc to Vco. The signal Vc shifts the Vco frequency in a direction to reduce the frequency difference between fs and fo, once this action Starts, we say that the signal is in the capture range. The VCO continues to change frequency till its output frequency is exactly the same as the input signal frequency the circuit is then said to be locked once locked, the output frequency for of VCO is identical to fs except for a finite phase difference ϕ , this phase difference ϕ generates a corrective control Voltage Vc to shift the VCO frequency from for to fs and thereby maintain the lock. Once locked, PLL tracks the frequency changes of the input signal. Thus, a PLL goes through three stages. i) free frunning ii) capture and iii) locked or tracking.

Figure below shows the capture transient.



The capture transient

As capture starts, a small sine wave appears. This is due to the difference frequency between the Vco and the input signal. The dc component of the beat drives the Vco towards lock. Each successive cycle causes the Vco frequency to move closer to the input signal frequency. the difference in frequency becomes smaller and a large dc component is pamed by the filter shifting the Vco frequency further. The process continues until the Vco Locks on to the signal and the difference frequency is dc.

the low pass filter controls the capture range. If VCO frequency is far away, the beat (If) frequency will be too high to pass through the filter and the PLL will not respond. we can say that the signal is out of the capture band.

However, once locked, the filter no longer nestricts the PLL. The VCO Can track the signal well beyond the capture band. Thus lock range is always larger than the capture nange. some important definitions related to PLL. i) Lock-in range: once the PLL is locked, it Can track frequency changes in the incoming signals. The range of frequencies over which the PLL Can maintain lock with the incoming signal is called the lock-in range or tracking nange. The lock range is usually expressed on a percentage of fo capture Range! The stange of frequencies over which PLL can acquire lock with an input signal is called the capture stange. This parameter is also expressed as percentage of fo:

pull-in time: The total time taken by the PLL to establish lock is called pull-in time. This depends on the initial phase and frequency difference between the two signals as well as on the overall loop gain and loop filter characteristics.


PHASE DETECTOR


The phase detection is the most important part of the PLL system. There are two types of phase detectors used () Analog (2) Digital.

1) Analog phase detector

a) Analog Phase detector using electronic switch b) Analog phase detector using balanced modulator a) Analog phase detector using Electronic Switch: the principle of analog phase detection

using switch type phase detector is shown in figure below.





(b) VCO output wave form. Input and output (Hatched) wave form of phase detector for (c) $\phi = 0$ (d) $\phi = 90^{\circ}$ (e) $\phi = 180^{\circ}$.

An electronic switch s is opened and closed by signal coming from VCO (normally a square wave) the inpot signal is therefore chopped at a repetition state determined by VCO frequency.

Figure (c) shows the input signal Vs assumed to be in phase (d-n°) with VCO output Vo. Since the switch s is closed only when VCO output is positive, the output waveform Ve will be half sinusoids. similarly, the output waveform for $\phi = 90^{\circ}$ and $\phi = 180^{\circ}$ is shown in fig (d) and figle).

This type of phase detector is called a Half wave detector, since the phase information for only one half of the input waveform is detected and averaged.

the output of the phase comparator when filtered through a low pass filter gives an error signal which is the average value of the output waveform shown by a dotted line.

It may be seen that ennor Voltage is zero when the phase shift between the two inputs is 90°. so for perfect lock, the VCO output should be 90° out of phase with respect to the input signal. Analysis:

A phase comparator is basically a multiplier which multiplies the input signal by the VCO signal

 $V_s = V_s \sin 2\pi f_s t$, $V_o = V_o \sin (2\pi f_o t + \phi)$ Then the phase comparator output is

 $V_e = KV_s V_o Sin 2\pi f_s t Sin (2\pi f_o t + \phi) \longrightarrow 0$ where $K \rightarrow$ phase comparator gain and ϕ is the phase shift between the input signal and the VCO output ϵ_{q} (Con be simplified as $V_{e} = \frac{kV_{s}V_{0}}{2} \left(\cos\left(2\pi f_{s}t - 2\pi f_{0}t - \phi\right) - \cos\left(2\pi f_{s}t + 2\pi f_{0}t + \phi\right) \right)$ when at Lock ie, $f_{s} = f_{0}$

then
$$Ve = \frac{KV_SV_O}{2} \left(\cos(-\phi) - \cos(2\pi \times 2f_{ot} + \phi) \right)$$

this shows that the phase comparator output contains a double frequency term and a dc term $(KV_SV_0/2)\cos\phi$ which varies as a function of phase ϕ , ie $\cos\phi$ between the two signals.

The double frequency term is eliminated by the low pass filter and the dc signal is applied to the modulating input terminal of a VCO. It can be seen that in the perfect locked state ($f_s = f_o$), the phase shift should be 90° ($cos qo^\circ = o$), in order to get zero error signal, that is Ve = 0


There are two problems associated with the switch type phase detector.

1. The output Voltage Ve is proportional to the input signal amplitude Vs. This is undesirable since it makes phase detector gain and the loop gain dependent on the input signal amplitude 2. The output is proportional to cosp and not


proportional to & making it hon-linear.

Both these problems can be eliminated by limiting the amplitude of the input signal, that is conventing the input to a constant amplitude square wave. A cincuit which performs phase comparison with square wave input is called Balanced modulator. Analog phase detector using Balanced modulator:

Balanced modulator is used as full-wave switching phase detector. Here the input signals is applied to the differential pair $Q_1 Q_2$.



the input signal Vs and the Vco output Vo are assumed to be high enough to switch the transistors in figure above fully on or off.



Fig(b): Timing diagram of input and output waveforms for balanced modulator circuit.

In figure (b) when V_s and V_o both are high during the time 0 to $(\pi - \phi)$, transistons Q_1 and Q_3 are driven on and comment I_E flows through Q_1 and Q_3 . This gives an output voltage

$$Ve = -I_E R_L$$

Next for the period $(\Pi - \Theta)$ for Π , when V_s is high and V_0 is low, transistons Θ_1 and Θ_4 are driven on resulting in an output Voltage $V_e = I_E R_L$

way, the output voltage waveform Ve is obtained In this $V_{e(avg)} = \frac{1}{\pi} | (anea A_1) + anea(A_2) |$ $= \frac{1}{\pi} \left[I_{E} R_{L} \phi + (-I_{E} R_{L}) \times (\pi - \phi) \right]$ $= I_E R_L \left(\frac{2\phi}{\pi} - 1 \right)$ $V_e(avg) = \frac{2T_ERL}{TT} \left(\phi - \frac{TT}{2} \right) z t$ $V_e(avg) = K\phi\left(\phi - \frac{\pi}{2}\right)$ where $Kq = \frac{2IERL}{TT} = \frac{4IQRL}{T} \left(: IE = 2IQ \right)$ Ve DC component IERL of phase detector 11-4 $\pi/2 3\pi/4 \pi s\pi/4$ 0 output phase difference ø Fig(c) where Ky is the phase angle to voltage transfer co-efficient on the convension natio of the phase detector.

This linear relationship between Ve and ϕ is shown in figure (c).

2) Digition Digital phase detector:

There are two types of digital phase detectors available

a) Digital phase detector using EX-OR detector b) Edge triggered phase detector. a) EXOR phase detector :

fs o---- $_{3}$ V_{dc}

Figla): EXOR phase detector

Figure shows the V_{dC} digital type XOR phase 211 IT 0 detector. It uses CMOS $- \top \longrightarrow$ <u>k</u>____ type 4070 Quad 2-input Fig: Input and output waveforms XOR gate the output of the XOR gate is high when only one of the input signals fs (ox) fo is high. This type of detector is used when both the input signals are square waves. The input and output waveforms for $f_s = f_0$ are shown in fig(b). In this figure f_s is Leading to by \$ degrees. The Variation of dc output voltage with phase difference of is shown in figle).

fs

fo

-36+

It can be seen that the maximum dc output "Vcc=Vsat voltage occurs when the phase difference is TT because the output of the gate gemains high throughout.






Fig (c): DC output Voltage Versus \$

the slope of the curve gives the conversion ratio Kø of the phase detector. so the conversion natio kg for a supply voltage Ver= 5V is , Kr = 5 = 1.59 V/mad



the edge triggered digital phase detector is shown in figure(a). The cincuit is an RS flip flop made by NOR gates. This cincuit is useful when fs and fo are both pulse waveforms with duty cycle less than 50%.

the output of the R-s flip flop changes its state on the leading edge of fs and fo as shown in fig(b). The Variation of dc output Voltage Vs ϕ is shown in fig(c). This type of detector has better capture tracking and locking characteristics as the dc output Voltage is linear up to 360° compared to 180° in the case of EX-DR detector.



Thus if the modulating voltage at pin 5 is increased, the voltage at pin 6 also increases, nesulting in less voltage across RT and thereby decreasing the changing current.

A small capacitor of 0.0014F should be connected between pin5 and 6 to eliminate possible oscillations. A vco is commonly used in converting low frequency signals.

The Voltage across the capacitor c_T is applied to the inverting input terminal of schmitt trigger A_2 Via buffer amplifier A_1 . The output Voltage swing of the schmitt trügger is designed to Vcc and 0.5 Vcc. If $R_a = R_b$ in the positive feedback loop, the Voltage at the honinverting input terminal of A_2 swings from 0.5 Vcc to 0.25 Vcc.

output 1 In fig(c), when the at pin 4 Voltage on the 0.25 VCC capaciton CT exceeds Vcc Schmitt 0.5 Vcc during the trigger changing, the output ors Vcc output Vcc of the schmitt trigger output goes low (o.s vec) at Pin 3 0.5 VCC inverted The capacitor now by Az Figt: output Waveform. discharges and when it is at 0.25 Vcc, the output of schmitt thigger goes High (Vcc) since the source and Sink Currents are equal, capacitor changes and dischanges for the same amount of time. This gives a triangular waveform across c_T which is also available at pin 4. The square wave output of the schmitt trigger is invented by inverter A3 and is available at Pin 3. The output proveforms are shown in fig (c) The output frequency of the Vco can be calculated as follows.

The total voltage on the capacitor changes from 0.25 Vcc to 0.5 Vcc \cdot Thus $\Delta V = 0.25$ Vcc The capaciton changes with a Constant Current sounce \cdot 50

$$i = c_T \frac{\Delta V}{\Delta t} \implies \frac{0.25 \text{ Vcc}}{\Delta t} = \frac{i}{c_T}$$

$$\Delta t = \frac{0.25 \text{ Vcc} \text{ cT}}{i} \quad (01)$$

The time peniod T of the triangular waveform = 2st The frequency of oscillator fo is

$$f_{0} = \frac{1}{T} = \frac{1}{2\Delta t} = \frac{1}{0.5 \text{ Vcc } C_{T}}$$
$$i = \frac{V_{cc} - V_{c}}{R_{T}}$$

where Vc is the Voltage at Pin5, Therefore

$$f_{o} = \frac{2(V_{cc} - V_{c})}{R_{T} c_{T} V_{cc}} \longrightarrow \textcircled{}$$

the output frequency of the VCO can be changed either by (i) R_T (ii) C_T (iii) the Voltage Vc at the modulating input terminal Pin 5.

with no modulating input Signal, if the Voltage at Pin 5 is biased at $\frac{7}{8}$ Vcc, \mathcal{E}_{2} O gives the VCO output frequency as

$$f_{0} = \frac{2\left(V_{cc} - \frac{1}{8}V_{cc}\right)}{R_{T} c_{T} V_{cc}} = \frac{0.25}{R_{T} c_{T}} \longrightarrow (2)$$

Voitage to frequency convension factor:

A parameter of importance for VCO is Voltage to frequency conversion factor Ky and is defined as

$$K_{V} = \frac{\Delta f_{0}}{\Delta V_{c}}$$


Here ΔV_c is the modulation voltage required to produce the frequency shift Δf_0 for a VCO. If we assume that the original frequency is for and the new frequency is f_1 , then

$$\Delta f_0 = f_1 - f_0 = \frac{2\left(V_{cc} - V_c + \Delta V_c\right)}{R_T C_T V_{cc}} - \frac{2\left(V_{cc} - V_c\right)}{R_T C_T V_{cc}}$$

$$\Delta fo = \frac{2 \Delta V_c}{R_T C_T V_{cc}} \qquad (C_L) \quad \Delta V_c = \frac{\Delta f_0 R_T C_T V_{cc}}{2}$$


putting the value of RTCT from Eq 2

$$\Delta v_{c} = \frac{\Delta f_{0} v_{cc}}{8 f_{0}} \implies K_{v} = \frac{\Delta f_{0}}{\Delta v_{c}} = \frac{8 f_{0}}{v_{cc}}$$



the low pass filter not only removes the high frequency components and noise, but also controls the dynamic characteristics of the PLL. These characteristics include capture, lock range, bandwidth and transient response. If filter band width is reduced, the response time increases. However reducing the bandwidth of the filter also reduces the capture range of the PLL.

the change on the filter capacitor given a short time memony to the PLL. Thus even if the signal becomes less than the noise for a few cycles, the dc voltage on the capacitor continues to shift the frequency of the vco till it picks up signal again. This produces a high noise immunity and Locking stability.



The output frequency of the VCO (both inputs 2,3 grounded) can be given as

$$f_0 = \frac{0.25}{R_T C_T}$$

where R_T and C_T are the external Presistor and capacitor connected to Pin 8 and 9. The VCO free running frequency is adjusted with R_T and C_T to be at the centre of the input frequency range. It may be seen that PLL is internally broken bin the VCO output and the phase Comparator input. A short circuit between Pins 4 and 5 connects the VCO output to the phase Comparator so as to compare fo with input signal $f_S \cdot A$ capacitor C is connected between Pin 7 and Pin 10 to make a low Pass filter with the internal Presistance of 3.6KR.

Denivation of Lock-in Range :

9f & radians is the phase difference between the signal and the VCO Voltage, then the output Voltage of the analog phase detector is given by

$$V_e = K_{\phi} \left(\phi - \frac{\pi}{2} \right) \longrightarrow O$$

where K& is the phase angle to voltage transfer co-efficient of the phase detector. The control voltage to vco is

$$V_{c} = A K \phi \left(\phi - \frac{\pi}{2} \right) \longrightarrow 2$$

whore A -> Voltage gain of the Amplifien

This
$$V_c$$
 shifts V_{co} frequency from its free numming
frequency fo to a frequency f given by
 $f = f_0 + K_V V_c \longrightarrow \textcircled{S}$
where $K_V \rightarrow Voltage$ to frequency transfer Co-efficient
of the V_{co} .
when PLL is locked in to signal frequency fs, then
we have
 $f = f_s = f_0 + K_V V_c$
Since $V_c = \frac{f_s - f_o}{K_V} = A K\phi (\phi - \frac{\pi}{2})$ ["from 2] $\rightarrow \bigoplus$
The maximum output Voltage magnitude available
from the phase detector occurs for $\phi = \pi$ and 0 radian
and $V_{c(max)} = \pm K\phi \frac{\pi}{2}$. The corresponding Value of the
maximum control voltage available to drive the Vcc will be
 $V_{ccmax} = \pm \left(\frac{\pi}{2}\right) K\phi A \longrightarrow \textcircled{S}$
The maximum Vcc frequency swing that Can be
obtained is given by
 $f_s = f_0 \pm (f - f_0)max = f_0 \pm K_V K\phi (\frac{\pi}{2}) A = f_0 + \Delta f_L$
Here $\Delta f_L = \pm K_V K\phi A \frac{\pi}{2} \longrightarrow \textcircled{S}$
Total lock range $2\Delta f_L = \pm K_V k\phi A \pi \longrightarrow \textcircled{O}$
The lock-in range is symmetrically located with
respect to vco free running frequency fo
For Ic 665 PLL
 $K_V = \frac{8f_0}{V} \rightarrow \textcircled{O}$ where $V = +V_{cc} - (-V_{cc})$

Again
$$K\phi = \frac{1.4}{TT}$$
 and $A = 1.4$

Hence the Lock-in Mange becomes

$$\begin{array}{c}
\left(\Delta f_{L} = \frac{\pm 7.8 f_{0}}{V} \right) \longrightarrow \\
\begin{array}{c}
\end{array} \\ \hline
\end{array} \\ \hline
\end{array}$$
Derivation of capture Range:

when PLL is not initially locked to the signal, the frequency of the VCO will be free running frequency for the phase angle difference between the signal and the VCO output Voltage will be

$$\phi = (\omega_{s}t + \theta_{s}) - (\omega_{0}t + \theta_{0}) = (\omega_{s} - \omega_{0})t + \Delta\theta$$

thus the phase angle difference doesn't remain constant but will change with time at a rate given by

$$\frac{d\phi}{dt} = \omega_s - \omega_0 \longrightarrow 2$$

The phase detector output voltage will therefore not have a dc component but will produce an ac voltage with a triangular waveform of peak amplitude $Kg \frac{\pi}{2}$ and a fundamental frequency $fs - fo = \Delta f$

the low pass filter is a simple RC network having transfer function

$$T(jf) = \frac{1}{1+j\left(\frac{f}{f_{1}}\right)} \quad \text{where} \quad f_{1} = \frac{1}{2\pi\pi c}$$

$$|T(if)| = \frac{1}{\sqrt{1+\left(\frac{f}{f_{1}}\right)^{2}}} \quad (f|f_{1})^{2} \quad (f|f_{1})^{2}$$

The fundamental frequency term supplied to the LPF
by the phase detector will be the difference frequency

$$\Delta f = f_s - f_0$$
. Then
 $T(\Delta f) = \frac{f_1}{\Delta f} = \frac{f_1}{f_s - f_0} \longrightarrow \mathfrak{S}$
The voltage V_c to drive the VCO is
 $V_c = V_e \times T(f) \times A$
 $V_{c(max)} = Ve(max) \times T(f) \times A$
 $V_{c(max)} = \pm K_{\phi} \left(\frac{\pi}{2}\right) A - \frac{f_1}{\Delta f} * \bullet \longrightarrow \mathfrak{S}$
Then the corresponding Value of the maximum
Vco frequency shift is
 $(f - f_0)_{max} = K_V Vc(max) = \pm K_V K_{\phi} \left(\frac{\pi}{2}\right) A - \frac{f_1}{\Delta f} \longrightarrow \mathfrak{F}$
For the acquisition of the signal frequency
we should put $f = f_s$, so that the maximum Signal
frequency frame $\pm K_V K_{\phi} \left(\frac{\pi}{2}\right) A - \frac{f_1}{\Delta f_c}$
Now $\Delta f_c = (f_s - f_0)_{max}$
So $(\Delta f_c)^L = \pm K_V K_{\phi} \left(\frac{\pi}{2}\right) A - \frac{f_1}{\Delta f_c}$
then $\Delta f_c = \pm \sqrt{F_1 \Delta f_1}$
Therefore the total capture large is $2\Delta f_c = \pm 2\sqrt{f_1 \Delta f_1}$

In case of IC PLL 565, R=3.6Kr so the capture Mange is

$$\Delta f_{c} = \pm \left(\frac{\Delta f_{L}}{2\pi (3.6 \times 10^{3}) c} \right)^{1/2}$$

the capture range is symmetrically located with Prespect to VCO free Running frequency fo as shown in figure below. The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till the signal frequency goes beyond the lock-in range. In Order to increase the ability of Lock-in range, large capture range is required. However a large capture range will make the PLL more susceptible to noise and undesirable signal. Hence a suitable compromise is often reached between these two opposing requirements of the capture range.





Fig: PLL Lock-in Lange and capture Lange


Applications of PLL:

The output from a PLL system can be obtained either as the Voltage signal Vc(t) corresponding to the error Voltage in the feedback loop, or as a frequency signal at Vco Output terminal. The Voltage output is used in frequency discriminator application where as the frequency output is used in signal conditioning, frequency synthesis or clock recovery applications.

1. Frequency Multiplication / Division:

Figure below gives the block diagram of a frequency multiplier using PLL. A divide by N network is inserted between the VCO output and the phase comparator input. In the locked state, the VCO output frequency for is given by





the multiplication factor can be obtained by selecting a proper scaling factor N of the Counter.

Frequency multiplication can also be obtained by using PLL in its harmonic locking mode.

the above circuit can also be used for frequency division. Since the VCO output (a square wave) is rich in harmonics. it is possible to lock the m-th harmonic of the VCO output with the input signal fs. The output fo of VCO is now given by

$$f_0 = \frac{f_s}{m}$$

2) Frequency Translation:


A schematic for shifting the frequency of an oscillator by a small factor is shown in figure below. It can be seen that a multiplier and a lowpass filter are connected externally to the PLL.

The signal f_s which has to be shifted and the output frequency f_o of the VCO are applied as

inputs to the multiplier. The output of the multiplier contains the sum and difference of fs and fo. However, the output of LPF contains only the difference signal (fo-fs). The translation or offset frequency f_1 ($f_1 << f_s$) is applied to the phase comparator. When PLL is in locked state

$$f_0 - f_s = f_1$$

$$f_0 = f_s + f_1 \quad (0r)$$



A PLL may be used to demodulate Am signals as shown in figure above, the PLL is locked to the carrier frequency of the incoming Am signal. The output of the VCO which has the same frequency as the carrier, but unmodulated is fed to the Amplifia.

since VCO OUTPUT is always 90° OUT of phase with the incoming Am signal under the locked Condition, the AM input signal is also shifted in phase by 90° before being fed to the amplifier. This makes both the signals applied to the multiplier in same phase.

The output of the multiplier contains both the sum and the difference signals, the demodulated output is obtained after filtering high frequency components by the LPF. since the PLL Responds only to the carrier frequencies which are very close to the VCO Output, a PLL AM detector exhibits a high degree of selectivity and noise immunity which is not possible with conventioned peak detector type AM modulators. Voltage Regulaton

Introduction !

The function of a Voltage regulator is to provide a stable dc Voltage for powering other electronic circuits. A voltage regulator should be capable of providing substantial output current. Voltage regulators are classified as

- 1. series Regulator
- 2. Switching Regulator.

senies regulator use a power transistor connected in senies between the unnegulated dc input and the load the output voltage is controlled by the continuous voltage drop taking place across the senies pass transistor. Since the transistor conducts in the active on linear region, these regulators are also called linear regulators. Linear regulators may have fixed on vaniable output voltage and could be positive or Negative.

switching regulator operate the power transistor as a high frequency ON OFF switch, so that the power transistor doesn't conduct corrent continuously. This gives improved efficiency over series regulator.




Fig: An Regulated power supply.

A Voltage regulator is an electronic circuit that provides a stable dc voltage independent of the load current, temperature and ac line voltage Variations. Figure above shows a regulated power supply using discrete components. The circuit consists of following four parts.

1. Reference Voitage cincuit

2. Ennon Amplifier

3. series pass transiston

4. Feedback Network.

The power transistor &, is in series with the unnegulated dc Voltage Vin and the regulated output Voltage Vo. so it must absorb the difference between these voltages whenever any fluctuation in output Voltage Vo occurs. The transistor &, is also connected as an emitter follower and therefore provides sufficient correct gain to drive the load. The output voltage is sampled by the R1-R2 divider and fed back to the negative input terminal of the op-Amp error Amplifier. This sampled voltage is compared with the reference voltage Vref (usually obtained by a zener diode). The output Vol of the error amplifier drives the series transistor &1.

If the output Voltage increases, due to Variation in Load current, the sampled Voltage BVo also increases where $B = \frac{R_2}{R_1 + R_2}$.

this inturn reduces the output voltage Vol of the diff Amp due to 180° phase difference provided by the op-Amp amplifier. Vol is applied to the base of Q1, which is used as an emitter follower. So Vo follows Vol, that is Vo also reduces. Hence the increase in Vo is nullified. Similarly, reduction in output voltage also gets regulated.

IC Voltage Regulators:

with the advent of micro electronics, it is possible to incorporate the complete ckt of voltage regulator on a monolithic si chip. This gives low cost, high reliability, reduction in size and excellent performance. Fixed Voltage servies Regulator:

78XX series are three terminal, positive fixed voltage negulators. There are seven output voltage options available such as 5,6,8,12,15,18 and 24V. In 78XX, the last two numbers (XX) indicate the output voltage. Thus 7815 nepresents a 15V negulator. Fig below shows the standard nepresentation of Monolithic voltage negulator. A capacitor CI (0.33/4F)

is usually connected between input terminal and ground to cancel the inductive effects due to long distribution leads. The output capacitor Co(INF) improves the transient response.





Fig: standard representation of a three terminal positive monolithic regulator.

 \rightarrow 79XX series are three terminal, Negative fixed Voltage regulators, these are complements to the 78XX series. There are two extra Voltage options of -2V and -5.2 available in 79XX Series.



4. Thermal shutdown: The IC has a temperature sensor (built-in) which turns off the IC when it becomes too hot (usually 125°C to 150°C). The output current will drop and remains there until the IC has cooled significantly.

5. Line / Input Regulation !

It is defined as the percentage change in the output voltage for a change in the input voltage. It is usually expressed in millivolts or as a percentage of the output voltage. Typical value of line regulation of 7805 is 3 mV (from data sheet)

6. Load Regulation :

The load regulation is the change in the regulated output voltage when the load current is changed from minimum (no load) to maximum (full load). It is also expressed in millivolts on as a percentage of Vo.

Load Regulation = $V_{NL} - V_{FL}$ /. Load Regulation = $\frac{V_{NL} - V_{FL}}{V_{FL}} \times 100$ $V_{NL} = Load$ Voltage with no load Current $V_{FL} = Load$ Voltage with full load Current. 7. Ripple Rejection:

the output of rectifier and filter circuit consists of ripples. The ripple is equivalent to periodic changes in input Voltage. Due to the negative feedback, the ripple Voltage gets attenuated by large amount. The factor by which it gets reduced is I+AB. Mathematically the output ripple of a Voltage regulator is given by


$$V_{R(out)} = \frac{V_{R(in)}}{1 + AB}$$
, Ripple Rejection = $\frac{V_{R(out)}}{V_{R(in)}}$

In data sheet Ripple Rejection is expressed in decibels (dB)

Ripple Rejection in
$$dB = 20 \log \frac{V_{R(out)}}{V_{R(in)}}$$

Applications of Fixed Voltage Regulators:

the three terminal fixed voltage regulator can be used as a current source. Figure below shows the circuit where 7805 has been wired to supply a current of 1 ampere to a 102, 10. Watt load.



Here

$$I_L = I_R + I_Q$$

where $I_Q \rightarrow quoiscent$ current and is about 4.2 mA for 7805.


$$I_{L} = \frac{V_{R}}{R} + I_{Q}$$

Since $I_L = IA$, $\frac{V_R}{R} = IA$ ("Iq is neglected]

Also $V_R = 5V$ (Voltage between terminal 3 and 2) so the value of R required is

$$R = \frac{5V}{1A} = 5\Lambda -$$

thus choose R=51 to deliver IA current to a load of KA. 101.



It is possible to boost the output current of a three terminal regulator simply by connecting an external pass transistor in parallel with the regulator as shown in figure above. For low load currents, the voltage drop across Ri is insufficient (<0.7v) to turn on transistor &, and the regulator itself is able to supply the load current.

However as I_L increases, the voltage drop across R_1 increases. When this Voltage drop is approximately 0.7V, the transistor Q_1 turns on. It can be easily seen that if $I_L = 100 \text{ mA}$, the Voltage drop across R_1 is equal to $7n \times 100 \text{ mA} = 0.7V$. Thus if I_L increases more than 100 mA, the transistor Q_1 turns $0N^-$ and supplies the extra current required. Since $V_{EB}(on)$ remains constant, the excess current comes from Q_1 's base after amplification by B. The regulator adjusts I_B so that

 $I_{L} = I_{C} + I_{0} \xrightarrow{0} and \qquad I_{C} = \beta I_{B} \longrightarrow \textcircled{0}$ For the regulator $I_{0} = I_{i} - I_{Q} \simeq I_{i} (I_{Q} \rightarrow neglect)$ $I_{B} = I_{i} - I_{R_{1}} \xrightarrow{0} \textcircled{3}$ $I_{B} = I_{0} - \frac{V_{EB}(on)}{R_{1}} \left(\begin{array}{c} \vdots & I_{0} = I_{i} \end{array} \right) \longrightarrow \textcircled{4}$

NOW Eq () => $I_L = \beta I_B + I_0$

$$I_{L} = \beta \left(I_{0} - \frac{V_{EB}(oN)}{R_{1}} \right) + I_{0}$$
$$I_{L} = (\beta + 1) I_{0} - \beta \frac{V_{EB}(oN)}{R_{1}} \longrightarrow 5$$

The maximum current Io(max) for a 7805 Regulator is IA from the data sheet Assuming $V_{ER(ON)} = \stackrel{O:7V}{\bowtie}$ and B = 15, we get

$$I_{L} = (16 \times 1) - (15 \times \frac{0.7}{7})$$
$$I_{L} = 14.5 \text{ A}$$

(3) Fixed Regulaton Used as Adjustable Regulaton! In the laboratory, OUT tN we may need Vaniable 4 GND regulated voltages or V_{R} $R_{1} \gtrsim I_{R_{1}}$ 20.1HF ð a voitage that is not IQ available as standard Y Pot fixed Voltage regulator. this can be achieved Fig: Adjustable Regulator by using a fixed three terminal regulator as shown in figure. Here ground terminal of fixed three terminal regulator is floating. Here the output voltage

$$V_0 = V_R + V_{Pot} = V_R + (IQ + I_{R_1})R_2$$

$$V_0 = V_R + I_Q R_2 + \frac{V_R}{R_1} R_2$$

$$V_0 = \left(1 + \frac{R_2}{R_1}\right) V_R + I_Q R_2$$

where V_R is the regulated Voltage difference blu OUT and GND terminals. The effect of IQ is minimized by choosing R_2 Small enough to minimize the term IQR_2 . The minimum output Voltage is the Value of the fixed Voltage available from the regulator.

The LMIIT, 217, 317 positive regulators, LM 137, 237, 337 negative regulators have been specially designed to be st is possible to adjust output voltage from 1.2V to 40V and current up to 1.5A.

723 General purpose Regulator: kinita For 723, output Voltage is adjustable from 2V to 37V.

Limitations of three terminal Regulators ! I' NO short circuit protection

2. output Voltage (positive or Negative) is fixed.

These limitations have been overcome in the 723 general purpose Regulator, which can be adjusted over a wide range of both positive or negative Regulated Voltage. This Ic is inherently low current device, but can be boosted to provide 5 amps on more current by connecting external components.

the limitation of 723 is that it has no in-built thermal protection. It also has no short circuit current limits.

Functional block diagram of a 723 Regulator IC!

Figure below shows the functional block diagram of a 723 regulator. It has two separate sections, the zener diode, a constant current source and neference amplifier produce a fixed Voltage of about 7 volts at the terminal Vref. The constant current sources forces the zener to operate a fixed point so that the zener outputs a fixed Voltage.





Fig: Function Block diagram of 723 regulator.

The other section of the IC consists of an error Amplifier, a series pass transistor Q_1 and a current limit transistor Q_2 . The error amplifier compares a sample of the output voltage applied at the INV terminal to the reference voltage at the NI terminal. The error signal controls the conduction of Q_1 .

Pin configuration of 723 IC:

NC	1	14	NC		CURRENT
current limit	2	13	Freq	corrent Sense ()-	- 10 - Freq
current sense	3	12	Comp V+	InV .	(q) comp
Inventing input	4	11	VC	input (1)	(8) v+
Non inverting inpot	5	10	Vout	NI (3)	() v _c
Viet	6	9	Vz	input (4.)	
V ⁻	7	8	NC	Vief	(5) (6) Vout
Fig: 14 pi	n DIP			Fig: 10 pin	metal - Can



A simple positive low voltage ($2v \pm 0.7v$) regulator can be made using as shown in schematic of fig(a). In order to understand the voltage at the NI termina) of the error Amplifier due to R_1R_2 divider is

$$V_{NI} = V_{nef} \xrightarrow{R_2} \longrightarrow \bigcirc$$

The difference between VNI and the output Voltage Vo which is directly fedback to the INV terminal is amplified by the error Amplifier. The output of the error Amplifien drives the pass the transistor &, so as to minimize the difference between the NI and INV inputs of error Amplifier. Since &, is operating as an emitter follower.

 $V_0 = V_{nef} \xrightarrow{R_2} \longrightarrow (2)$

If the output voltage becomes Low, the voltage at the INV terminal of error Amplifier also goes down. This makes the output of the error amp to become more positive, thereby driving transistor Q, more in to conduction this reduces the voltage across Q, and drives more current in to the load causing voltage across load to increase. so the initial drop in the load voltage has been compensated. similarly, any increase in load voltage, or changes in the input voltage get regulated.

The reference voltage is typically 7V, so the old voltage Vo is

 $V_0 = 7 \times \frac{R_2}{R_1 + R_2}$


which will always be less than 7V. so the cincuit shown in fig(a) is used as low voltage $(\times 7)723$ negulator.

High voltage Regulator Using IC 723 regulator!

9f it is desired to produce negulated output voltage greater than 7V, then the below circuit can be used. The NI terminal is connected directly to Vref through R3. So the voltage at the NI terminal is Vref. The enror Amplifier operates as a hom-inventing Amplifier with a voltage gain of

$$A_{\rm V} = 1 + \frac{R_{\rm I}}{R_{\rm 2}}$$

so the output voltage for the cincuit is








Fig : Basic High Voltage 723 Regulator Curinent Limit protection :

The cincuits of low Voltage and high Voltage Regulator using 723 IC have no protection. If the Load demands more current (Eq: under short circuit conditions), the IC trues to provide it at a constant output Voltage getting hotter all the time. This may ultimately burn the IC.

The IC is, therefore, provided with a connent limit facility connent limiting refers to the ability of a regulator to prevent the load connent from increasing above a present value. The characteristic curve of a current limited power supply is shown in figure() below. The output Voltage remains constant for a load current below Ilimit. As current approaches to the limit, the output voltage drops. The current limit Ilimit is set by connecting an external resistor Rsc between the terminals CL and cs terminals as shown in fig(b) below. The CL terminal is also connected to the output terminal Vo and cs terminal to the load.





the load connent produces a small voltage drop Vsense across R_{SC} . This Voltage Vsense is applied directly across the base emitter junction of a_2 . when this Voltage is approximately o.f Volt, transiston a_2 begins to turn on. Now a part of the current from error Amplifier goes to the collector of a_2 , there by decreasing the base current of a_1 . This inturn, reduces the emitter current of a_1 . So any increase in the load

Similarly if the load current decreases, VBE OF Q2 drops, repeating the cycle in such a manner that the Load current is held constant to produce a voltage across Rsc sufficient to turin ON Q2. This voltage is typically 0.5. V $I_{limit} = \frac{V_{sense}}{R_{sc}} = \frac{0.5V}{R_{sc}}$ 50 This method of current limiting is also referred to as connent sensing technique. V_{C} CURRENT FOID BACK : 91 unregulated . $V_{\mathbf{I}}$ dc supply RSC a_2 R_3 Rs c ٥ A cs 3 0.141 CS Load 100PF Fig(a): A Low Voltage regulator Fig(b): Cunnent fold back (pantia) Using current fold back schematic) In connent limiting technique, the load connent is maintained at a present value and when overload

condition occurs, the output voltage Vo drops to zero. However, if the load is short circuited, maximum current doesn't flow through the regulator. A method which is used to protect the regulator which will limit the short circuit current and allow higher currents to the load.

The cincuit of figure(a) shows the method of applying connent fold back. In order to understand the operation of the cincuit, consider the cincuit of figure(b). The voltage at terminal CL is divided by $R_3 - R_4$ network. The connent limit transistor Q₂ conducts only when the drop across the resistance Rsc is large enough to produce a base emitter voltage of Q₂ to be atleast 0.5V.

As Q_2 starts conducting transistor Q_1 begins to turn off and the current IL decreases. This reduces the Voltage V_1 at the emitter of Q_1 and also the output Voltage V_0 .

the Voltage at the base of $Q_2(cL)$ will be $V_1 \frac{R_4}{R_3 + R_4}$, thus the Voltage at the cL terminal drops by a smaller amount compared to the drop in voltage at cs terminal. This increase VBE of Q_2 thereby increasing the conduction of Q_2 , which inturn reduces the conduction of Q_1 . That is the current IL further reduces this process continues till $V_0 = ov$ and V_1 is just large enough to keep 0.5v between cL and CS terminal. This point Isc and has been reduced by lowering both FL and V_0 .







Fig: CURRENT boosted low Voltage Regulator. The maximum connent that 723 IC Regulator Can provide is 140 mA. For many applications that is not sufficient. It is possible to boost the Current level simply by adding a boost transistor &, to the Voltage Regulator as shown in figure above. The collector current of the pass transistor &, comes from the unregulated dc supply. The output current from Vo terminal drives the base of the pass transistor &, this base current gets multiplied by the beta of the pass transistor, so that 723 has to provide only the base current

50

Switching Regulaton: Limitations of series Regulan: i) the input step down transformer is bulky 2) lange Values of filter capacitors are required to decrease the ripple 3) The Efficiency of Series Regulator à Very low. switced mode power supplies overcome these difficulties Othe switching regulator, also called switched mode regulator operates as "Controlled b) cut-off mode.



switch". It operates in two modes a) saturation mode b) cut-off mode.


2) the power transmitted across the pass device is in discrete pulses rather than as a steady corrent flow. So it dissipates no power. Hence Efficiency is high.


switching mode regulators rely on pulse width modulation to control the average value of the output Voltage. The average value of the repetitive pulse wave form depends on the area under the waveform. If the duty cycle is varied as shown in fig(a), the average value of the voltage changes proportionally.

A switching power supply is shown in fig(b). The bridge rectifier and capacitor filters are connected directly to the ac line to give unregulated dc input the thermistor Rt limits the high initial capacitor change current. The reference regulator is a series pass regulator. Its output is a regulated reference voltage Vref which serves as a power supply voltage for all other circuits.

Transistons Q_1 and Q_2 are alternately switched off an on at 20 kHz. These transistons are either fully on or cut-off, so they dissipate very little power these transistons drive the primary of the main transformer. The secondary is centre tapped and full wave rectification is achieved by diodes D_1 and D_2 . This unidirectional square wave is next filtered through a two stage LC filter to produce output voltage V_0 .

The regulation of Vo is achieved by the feedback cincuit consisting of a pulse width modulation and and steering logic circuit. The output Voltage Vo is sampled by a RiR2 divider and a fraction $\frac{R_1}{R_1+R_2}$ is $\frac{R_1+R_2}{R_1+R_2}$





compared with a fixed reference Voltage Vret in comparator 1. The output of this voltage comparison amplifier is called Vcontrol and is asshown in fig(b) Vcontrol is applied to the (-) input terminal of compr and a triangular waveform of frequency 40 KHz is applied at the (+) input terminal. It may be noted that high frequency triangular waveform is being used to reduce the ripple.

The comparator 2 functions as a pulse width modulator and its output is a square wave V_A . The duty cycle of the square wave is $T_1/(T_1+T_2)$ and Varies with Vcontrol which inturn Varies with the Variation of V_0

The output V_A drives a steering logic circuit 9t consists of a 40 KHz oscillator cascaded with a flipflop to produce two complementary outputs V_Q and $V_{\overline{Q}}$ shown in fig (d) and (e). The output V_{A_1} and V_{A_2} of AND gates A_1 and A_2 are shown fig (f) and (g). These waveforms are applied at the base of transiston Q_1 and Q_2 . Depending upon whether transiston Q_1 or Q_2 is DN, the waveform at the input of the transiston transformer will be a square wave as shown in fig(h) The rectified output is shown in fig(i).

of there is a nise in de Output Voltage Vo, the Veontral of the companator 1 also nises. This changes the intensection of the Vcontrol with the triangular wave form and in this case decreases the time period TI is in the waveform of fig(b). This in turn decreases the pulse width of the waveform driving the main power transformer. Reduction in pulse width lowers the average value of the dc output Vo. Thus infitial give in the dc output Vo. Thus infitial

UNIT-4

10

555 Timen

Introduction!

In most of the industries, operations are scheduled according to specific time requirements. In process industry, new material is processed in different stages. In each stage new material is processed for a particular time period. For example process may be the heating process and the heat may be required for say, 5 minutes. There are number of applications where event must be delayed for specific delay periods. For example, one can snap by setting proper time period in automatic cameras.

To achieve these requirements, an electronic circuitary which is used to generate time delays. The SSS timer is a highly stable device for generating accurate time delay or oscillation. <u>Features:</u> * A single SSS timer can provide time delay ganging from microseconds to hours where as counter timer can have a maximum timing range of days. * the SSS timer can be used with supply voltage

in the stange of +5V to +18V and Can drive

Load up to 200mA.

* st is compatible with both TTL and CMOS logic cincuits.

* Because of the wide Plange of supply Voltage, the 555 timer is Vensatile and easy to use in Various applications.

Applications !


1. oscillator 2. pulse Generator


3. Ramp and square wave Generator 4. Mono shot multivibrator 5. Burglan Alarm 6. Traffic light Control 7. Voltage Monitor.

Functional Block diagram of IC 555 '.

the figure below shows the pin diagram and the block diagram of the IC NE 555 timer. This is 8 pin IC timer.

> Gnound 1 8 + Vcc Tniggen 2 7 Dischange Output 3 6 Threshold Reset 4 5 Control Voltage





pin 3: output: The complementary signal output (\overline{q}) of the flip flop goes to pin 3 which is the output the load can be connected in two ways one between 3 and ground while other between 3 and pin 8. Pin 4: Reset: This is an interrupt to the timing device when pin 4 is grounded, it stops the working of device and makes it off. Thus pin 4 provides on off feature to the IC 555.

Pins: Control Voltage input ! This pin is nothing but the inventing input terminal of Comparator 1. The Voltage divider holds the Voltage of this input at $\frac{2}{3}$ Vcc . This is reference level for Comparator 1 with which threshold is Companed. Pin 6 ! Threshold : This is the non-inverting input terminal of Comparator 1. For threshold > $\frac{2}{3}$ Vcc, flip flop \rightarrow set, $Q \rightarrow$: high, output at pin 3 \rightarrow low For trigger < $\frac{1}{3}$ Vcc, flip flop \rightarrow neset, $Q \rightarrow$ low,

output at pin 3 -> high.

Pin 7: Discharge : This pin is Connected to the collector of the discharge transistor Qd. when the output is high, the Q is low and transistor Qd is off. It acts as an open circuit to the external capacitor c to be connected across it, so capacitor c can charge.

when output is low, Q is high which drives the base of Qd high, driving transistor Qd in saturation. It acts as short circuit, shorting the external capacitor c to be connected accoss it:

Pin B : Supply tVcc : the IC 555 timer can work with any supply Voltage between 405 V and IBV Monostable Multivibrator using IC 555

the IC 555 timen can be operated as a monostable multivibrator by connecting an external nesiston and a capacitor as shown in figure below. The circuit has only one stable state when thigger is applied, it produces a pulse at the

output and neturn back to its stable state. The duration of the pulse depends on the Values of R and C. As it has only one stable state, it is called one shot multivibrator.

8

<u>ر</u> ا





Fig: monostable operation of 555


operation: the flip flop is initially set ie Q is high. The drives the transistor Qd in saturation. The capacitor discharges completely and voltage across it is nearly zero. The output at pin 3 is low. when a tragger input, a low going polse is applied, the circuit state remains unchanged till trigger voltage is greater than $\frac{1}{3}$ Vcc. when it

Less than $\frac{1}{3}$ Vcc, then comparator 2 output goes high. This resets the flip flop so a goes low and \overline{a} goes high. Low a makes the transistor ad off. Hence capacitor starts charging through resistance R as shown by dark arrows.

the voltage across capacitor increases exponentially this voltage is nothing but the threshold voltage at pin6. when this voltage becomes more than $\frac{2}{3}$ vcc, then comparator i output goes high. This sets the flip flop ie. A becomes high and \overline{a} low. This high a drives the transistor ad in saturation, thus capacitor c quickly discharges through ad as shown by dotted arrows.


so it can be noted that Voot at Pin3 is low at start, when trigger is less than $\frac{1}{3}$ Vcc it becomes high and when threshold is greater than $\frac{2}{3}$ Vcc again becomes low, till next trigger polse occurs so a rectangular wave in produced at the output. The pulse width of this rectangular polse is controlled by the charging time of Capacitor. This depends on the time constant RC. Thus RC Controls the pulse width. The waveforms are shown in the figure below.





triggened by the first negative going edge of the square wave input signal but the output will remain high for next negative going edge of the input square wave as shown in figure above. The monoshot will however be triggened on the third negative going input depending on the choice of time delay. In this way the output can be made integral fractions of the frequency of the input triggening square wave.

2. Missing pulse detecton :



Thigger inpot Ve Ve Ve Vo Fig: Ootpot of Missing Pulse

Fig: A missing pulse detector monostable cincuit.

detector.


Missing pulse detector cincuit using 555 timer is shown in figure above. Whenever, input trigger is low, the emitter diode of the transistor & is forward biased. The capacitor c gets clamped to few tenths of a voit (~0.7v). The output of the timer goes high. The circuit is designed so that the time period

of the monostable circuit is slightly greater (1/2 longer) than that of the triggering pulses. So long the trigger polse train keeps coming at pin 2, the output memains High. However, if a pulse misses, the trigger input is high and transistor of is cut-off the 555 timer entens in to normal state of monostable operation.

The output goes low after time T of the mono shot thus this type of circuit can be used to detect missing heart beat. It can also be used for speed control and measurement.

3. Linear Ramp Generator !

Linear namp can be generated by Thigger 4 the circuit shown and 2 in figure. The output 555 6 nesiston R of the monostable circuit is replaced by a sounce.



constant current Fig: Linear Ramp Generator.

The capacitor is changed linearly by the constant current source formed by the transistor Q3. The capaciton Voltage Vc can be written as $V_c = \frac{1}{c} \int i dt \longrightarrow 0$


where is in the concert supplied by the constant connent source. Further the KUL equation can be written as

$$\frac{R_{1}}{R_{1}+R_{2}} V_{cc} - V_{BE} = (B+1) I_{B} R_{E} = \beta I_{B} R_{E} = I_{c} R_{E} = i R_{E}$$
where I_{B} , I_{c} are the base convert and collector
convert respectively, β is the convert amplification
factor in cE -mode and is Very high. Herefore.

$$\frac{i}{1} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{R_{E} (R_{1} + R_{2})} \longrightarrow \emptyset$$
Now potting the value of the convert L in eq. \emptyset , we get
 $V_{c} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{c R_{E} (R_{1} + R_{2})} + \frac{2}{3} V_{cc}$, then we get
 $\frac{2}{3} V_{cc}$, then we get
 $\frac{2}{3} V_{cc}$, then we get
 $\frac{2}{3} V_{cc} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{R_{E} (R_{1} + R_{2}) C} \times T$
Now $\tau = (\frac{2}{3}) V_{cc} R_{E} (R_{1} + R_{2}) C$
 $Now T = \frac{(\frac{2}{3}) V_{cc} R_{E} (R_{1} + R_{2})}{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}$ (Figure at Pin-2
 $v_{cc} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}$ (Figure at Pin-2
 $V_{cc} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}$ (Figure at Pin-3
 $V_{cc} = \frac{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}{R_{1} V_{cc} - V_{BE} (R_{1} + R_{2})}$ (Figure at Pin-6
 $\frac{2}{3} V_{cc}$ (Figure Ramp Generator output.

The capaciton discharges as soon as its voltage reaches $\frac{2}{3}$ Vcc which is the threshold of the Upper comparator in the monostable cincuit functional diagram. The capacitor voltage remains zero till another trigger is applied. The waveforms are shown in the figure above.

Astable Multivibrator Using IC 555 :




The figure above shows the IC 555 Connected as an astable Multivibrator. The threshold input is connected to the trigger input. Two external resistances RA, RB and the capacitor C is used in the Circuit.

The circuit has no stable state. The circuit changes its state alternately. Hence the operation is also called free running nonsinusoidal oscillator. operation: when the flip flop is set, a is high which drives the transistor and in saturation and the capacitor gets discharged. Now the capacitor voltage is nothing but the trigger voltage. So while discharging, when it becomes less than $\frac{1}{3}$ V_{cc}, comparator 2 output goes high. This resets the flip-flop hence Q goes low and Q goes high.


The low Q makes the transistor off. Thus capacitor starts changing through the resistances RA, RB and c. The charging path is shown by thick arrows in above figure. As total resistance in the charging path is (RA + RB), the charging time constant is (RA + RB) C.

Now the capacitor voltage is also a threshold voltage, while changing, capaciton voltage increases ie the threshold voltage increases. When it exceeds 2 Vcc, then the comparator 1 output goes high which sets the flip flop. The flip flop output & becomes high and output at pin3 ie. à becomes low. High Q drives transistor Qd in Saturation and capaciton stants discharging through resistance RB and transistor Qd. this path is shown by dotted annows in above figure. Thus the discharging time constant is RBC. when capacita voltage becomes less than $\frac{1}{3}$ Vcc, comparator 2 olp goes high, resetting the flip flop. This cycle repeats. thus when capaciton is changing, output is high while when it is discharging the output is low. The output is a nectongular wave. The capacitor voltage is exponentially



The output is low while the capaciton discharges
from
$$\frac{2}{3}$$
 Voc to $\frac{1}{3}$ Voc and the voltage across the
capaciton is given by
 $V_c = V_f - (V_f - V_{ini}) e^{\frac{1}{2}R_c}$
 $V_{fni} = \frac{2}{3}$ Voc , $V_f = 0$
 $V_c = 0 - (0 - \frac{2}{3}$ Voc) $e^{\frac{1}{2}R_c}$
 $At = t = T_{low}$ $V_c = \frac{1}{3}$ Voc
 $\frac{1}{3}$ Voc $= \frac{2}{3}$ Voc $e^{\frac{1}{2}L_{low}}/R_c$
 $T_{low} = 0.69 R_c = 0.69 R_B C$
 $T = T_{High} + T_{low}$
 $T = 0.69 (R_A + 2R_B) C$
 $f = \frac{1}{T} = \frac{1.45}{0.69(R_A + 2R_B)C}$
In the circuit, when the transistor q_1 is on,
the output goes low. Hence $XD = \frac{T_{ow}}{T_{ow} + T_{off}} \times 100$
 $\frac{1}{2}$ Duty cycle $= \frac{T_{low}}{T} \times 100$
 $R_A + 2R_B$

| .



A 555 times in astable mode can be used to generate FSK signal. The circuit is shown in figure above. The standard digital data input frequency is 150Hz . when input is high, transistor a is off and 555 times works in the hormal astable mode of operation. The frequency of the output waveform is given by

$$f_{0} = \frac{1.45}{\left(R_{f} + 2R_{B}\right)C}$$


In a tele - type writer using a modulator demodulator (MODEM), a frequency between 1070Hz to 1270Hz is used as one of the standard FSK signals. The components RA, RB and the capacitor C Can be selected so that fo is 1070 Hz when the input is LOW, & goes on and connects the resistance R_c across R_A . The output frequency is now given by

$$f_{0} = \frac{1.45}{\left(R_{A}\right)\left|R_{c}\right| + 2R_{B}}$$

The resistance Rc can be adjusted to get an output frequency 1270 HZ.

d) Pulse position Modulaton:


The pulse position modulator can be constructed by applying a modulating signal to Pin 5 of a 555 timer connected for astable operation as shown in figure below. The output pulse position Varies with the modulating signal, since the threshold Voltage and hence the time delay is Varied.



Fig@pulse position modulator Fig(b):pulse position modulator output Fig(b) shows the output waveform generated for

a triangular wave modulation signal. It may be noted that from the output waveform that the frequency is varying leading to pulse Position modulation.


schmitt trigger using 555 timen: The use of 555 100KA SRI timen as a schmitt 8 4 trugger is shown 6 3 - o output in fig. Here the $\sqrt{1}$ $\sqrt{\frac{V_{cc}}{2}}$ 555 two internal input comparatons are 5 ŚR1 tied together and 0.01 H E externally biased at Vcc through R, and R2. Fig: Timer in schmitt trigger operation. since the upper companator will trip at $\frac{2}{3}$ Vcc and lower comparator at $\frac{1}{3}$ vcc, the bias provided by R, and R₂ is centered with in these two thresholds. Thuse a Sine wave of sufficient $\frac{\frac{2}{3}}{\sqrt{cc}} \frac{\sqrt{cc}}{\frac{1}{2}}$ amplitude $> \frac{V_{cc}}{4}$ Vec 3 $\left(\frac{ie}{3} \frac{2}{3} v_{cc} - \frac{v_{cc}}{2} \right)$ to exceed the reference vcc levels causes the internal flip-flop (Fig b): Input and output waveform to alternately set of schmitt trigger. and reset, providing a square wave output as shown in figure (b).



phase - Locked Loops

Introduction: A phase locked loop is basically a closed loop system designed to lock the output frequency and phase to the frequency and phase of an input signal. It is commonly abbreviated as PLL. Now with the advanced Ic technology, PLL's are available as inexpensive monolithic Ic's. They are used in applications such as frequency synthesis, frequency modulation, Am detection, tracking filters, FSK demodulator, tone detector etc. Basic principle and operation of PLL: The basic block schematic of the PLL is shown in

figure below.




Fig! Block Schematic of PLL

This feedback system consists of 1. phase detector/comparator 2. Low pass filter 3. An Ernor Amplifier 4. A Voltage controlled Oscillator (VCO) The VCO is a free running multivibrator and openates at a set frequency for called free running frequency (fo). This frequency is determined by an external timing capacitor and an external resistor. It can also be shifted to either side by applying a dc control Voltage Vc to an appropriate terminal of the Ic. The frequency deviation is directly proportional to the dc control Voltage and hence it is called Voltage Controlled oscillator or in short VCO.

If an input signal Vs of frequency fs is applied to the PLL, the phase detector compares the phase and frequency of the incoming signal to that of the output Vo of the Vco.

If the two signals differ in frequency phase an error voltage Ve is generated. The phase detector is basically a multiplier and produces the sum fstfo and difference fs-fo components at its output. The high frequency component fstfo is removed by the low pass filter and the difference frequency component is amplified and then applied as control voltage Ve to VCO. The signal Ve shifts the VCO frequency in a direction to reduce the frequency difference between fs and fo. Once this action starts, we say that the signal is in the capture range. The VCO continues to change frequency till its output frequency is exactly the same as the input signal frequency the circuit is then said to be locked once locked, the output frequency fo of VCO is identical to fs except for a finite phase difference ϕ , this phase difference ϕ generates a corrective control Voltage Vc to shift the VCO frequency from fo to fs and thereby maintain the lock. Once locked, PLL tracks the frequency changes of the input signal. Thus, a PLL goes through three stages. i) free Frunning ii) capture and iii) locked or tracking.

Figure below shows the capture transient.



the capture transient

As capture stants, a small sine wave appears. This is due to the difference frequency between the Vco and the input signal. The dc component of the beat drives the Vco towards lock. Each successive cycle causes the Vco frequency to move closer to the input signal frequency. the difference in frequency becomes smaller and a large dc component is pamed by the filter, shifting the Vco frequency further. The process continues until the Vco Locks on to the signal and the difference frequency is dc.

The low pass filter controls the capture range. Sf Vco frequency is far away, the beat (to f) frequency will be too high to pass through the filter and the PLL will not respond. we can say that the signal is out of the capture band.

Howeven, once locked, the filter no longer nestricts the PLL. The VCO can track the signal well beyond the capture band. Thus lock range is always larger than the capture nange. some important definitions related to PLL. i) Lock-in range! once the PLL is locked, it can track frequency changes in the incoming signals. The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock-in range or tracking nange. The lock range is usually expressed on a percentage of fo capture Range! The nange of frequencies over which PLL can acquire lock with an input signal is called the capture nange. This parameter is also expressed as percentage of fo

pull-in time: The total time taken by the PLL to establish lock is called Pull-in time. This depends on the initial phase and frequency difference between the two signals as well as on the over all loop gain and loop filter characteristics.

PHASE DETECTOR

The phase detection is the most important part of the PLL system. There are two types of phase detectors used () Analog (2) Digital.


1) Analog phase detector

a) Analog Phase detector using electronic Switch b) Analog phase detector using balanced modulator

a) Analog phase detector using Electronic Switch:

the principle of analog phase detection using switch type phase detector is shown in figure below.

0------Input Signal output Vn. Duive (from Vco)



(b) VCO output wave form. Input and output (Hatched) wave form of phase detector for (c) $\phi = 0$ (d) $\phi = 90^{\circ}$ (e) $\phi = 180^{\circ}$.

An electronic switch s is opened and closed by signal coming from VCO (normally a square wave) the inpot signal is therefore chopped at a repetition state determined by VCO frequency.

Figure (c) shows the input signal Vs assumed to be in phase $(\phi = 0^{\circ})$ with VCO output Vo.

Since the switch s is closed only when Vco output is positive, the output waveform Ve will be half sinusoids. Similarly, the output waveform for $\phi = 90^{\circ}$ and $\phi = 180^{\circ}$ is shown in fig (d) and figle).

This type of phase detector is called a Half wave detector, since the phase information for only one half of the input wave form is detected and averaged.

The output of the phase comparator when filtered through a low pass filter gives an error signal which is the average value of the output waveform shown by a dotted line.

It may be seen that error voltage is zero when the phase shift between the two inputs is 90°. so for perfect lock, the vco output should be 90° out of phase with respect to the input signal.

Analysis:

A phase comparator is basically a multiplier which multiplies the input signal by the VCO signal

 $V_S = V_S \sin 2\pi f_S t$, $V_0 = V_0 \sin (2\pi f_0 t + \phi)$ then the phase comparator output is

 $V_e = KV_s V_o Sin 2\pi f_s t Sin (2\pi f_o t + \phi) \longrightarrow 0$ where $K \rightarrow$ phase comparaton gain and ϕ is the phase shift between the input signal and the VCO output ε_{q} (ε_{q}) can be simplified as $V_{e} = \frac{\kappa V_{s} V_{0}}{2} \left(\cos \left(2\pi f_{s}t - 2\pi f_{0}t - \phi \right) - \cos \left(2\pi f_{s}t + 2\pi f_{0}t + \phi \right) \right)$ when at Lock ie. $f_{s} = f_{0}$ then $V_{e} = \frac{\kappa V_{s} V_{0}}{2} \left(\cos \left(-\phi \right) - \cos \left(2\pi \times 2f_{0}t + \phi \right) \right)$ this shows that the phase comparator output contains a double frequency term and a dc term $\left(\kappa V_{s} V_{0}/2 \right) \cos \phi$ which Varies as a function of

phase \$, ie cos\$ between the two signals.

The double frequency term is eliminated by the low pass filter and the dc signal is applied to the modulating input terminal of a VCO. It can be seen that in the perfect locked state ($f_s = f_0$), the phase shift should be 90° ($cos qo^\circ = o$), in order to get zero error signal, that is Ve=0


There are two problems associated with the switch type phase detector.

1. The output Voltage Ve is proportional to the input signal amplitude Vs. This is undesirable since it makes phase detector gain and the loop gain dependent on the input signal amplitude 2. The output is proportional to cos of and not

proportional to of making it hon-linear.


Both these problems can be eliminated by limiting the amplitude of the input signal, that is conventing the input to a constant amplitude square wave. A cincuit which performs phase comparison with square wave input is called Balanced modulator. Analog phase detector using Balanced modulator:

Balanced modulator is used as full-wave switching phase detector. Here the input signals is applied to the differential pair Q1Q2.



Transistors $a_3 - a_4$ and $a_5 - a_6$ are two sets of SPDT switches activated by the VCO output.

the input signal Vs and the Vco output Vo are assumed to be high enough to switch the transistons in figure above fully on or off.




Fig(b): Timing diagram of input and output waveforms for balanced modulator circuit.

In figure (b) when V_s and V_o both are high during the time o to $(\pi - \phi)$, transistons a_1 and a_3 are driven on and comment I_E flows through a_1 and a_3 . This gives an output Voltage

Next for the period $(T-\Theta)$ for T, when V_s is high and V_0 is low, transistors Θ_1 and Θ_4 are driven on resulting in an output Voltage $V_e = I_E R_L$

In this way, the output voltage waveform Ve is obtained $Ve(avg) = \frac{1}{\pi} \left((area A_1) + area(A_2) \right)$ $= \frac{1}{\pi} \left| I_{\mathcal{E}} R_{\mathcal{L}} \phi + (-I_{\mathcal{E}} R_{\mathcal{L}}) \times (\pi - \phi) \right|$ $= I_E R_L \left(\frac{2\phi}{\pi} - 1 \right)$ $V_{e}(av_{g}) = \frac{2I_{E}R_{L}}{\pi} \left(\phi - \frac{\pi}{2} \right) z +$ $V_e(avg) = \kappa \phi \left(\phi - \frac{\pi}{2} \right)$ where $Kq = \frac{2I_ERL}{TT} = \frac{4IQRL}{TT} \left(: I_E = 2IQ \right)$ Ve Dc component IERL of phase detector <u>11</u> 4 π/2 3π/4 ττ 5π/4 -> 0 output phase difference -IERL ø Fig(c) where k_{ϕ} is the phase angle to voltage transfer co-efficient on the convension natio of the phase detector. This linear relationship between ve and \$ is shown in figure (c). 2) Digition Digital phase detector: There are two types of digital phase detectors available a) Digital phase detector using EX-OR detector b) Edge triggered phase detector.

a) EXOR phase detector:



Figla): EXOR phase detector

Figure shows the V_{d C} digital type XOR phase 211 IT 0 detector. It uses CMOS \rightarrow ← T ---type 4070 Quad 2-input Fig: Input and output waveforms xor gate the output of the xor gate is high when only one of the input signals fs (0x) fo is high. This type of detector is used when both the input signals are square waves. The input and output waveforms for fs=fo are shown in fig(b). In this figure fs is Leading to by \$ degrees. The Variation of dc output voitage with phase difference & is shown in fig(c).

fs

fo

-10+

It can be seen that "Vcc=Vsat the maximum dc output "Vcc=Vsat Voltage occurs when the <u>Vcc</u> phase difference is TT because the output of 0 the gate remains high Fig throughout.






Fig (c): DC output Voltage Versus ϕ

the slope of the curve gives the conversion natio Kgof the phase detector. so the conversion natio Kgfor a supply voltage $V_{cc} = 5V$ is , $Kg = \frac{5}{TT} = 1.59 V/rad$.



The edge truggered digital phase detector is shown in figure(a). The cincuit is an RS flip flop made by NOR gates. This cincuit is useful when fs and fo are both pulse waveforms with duty cycle less than 50 %.

The output of the R-s flip flop changes its state on the leading edge of fs and fo as shown in fig(b). The Variation of dc output Voltage Vs ϕ is shown in fig(c). This type of detector has better capture tracking and locking characteristics as the dc output Voltage is linear up to 360° compared to 180° in the case of EX-OR detector.



Thus if the modulating voltage at pin 5 is increased, the voltage at pin 6 also increases, resulting in less voltage across R_T and thereby decreasing the changing current.

A small capacitor of 0.001µF should be connected between pin5 and 6 to eliminate possible oscillations. A vco is commonly used in conventing low frequency signals.

The Voltage across the capacitor c_T is applied to the inverting input terminal of schmitt trigger A_2 Via buffer amplifier A_1 . The output Voltage swing of the schmitt trugger is designed to Vcc and 0.5 Vcc \cdot gf $R_a = R_b$ in the positive feedback loop, the Voltage at the honinverting input terminal of A_2 swings from 0.5 Vcc to 0.25 Vcc \cdot

	0+3 VCC
In fig(c), when the at p	
Voltage on the	0.25 Vcc
capaciton CT exceeds	
0.5 Vcc during the	nmitt <u>Vcc</u> igger
changing, the output or	ors vec
of the schmitt trigger or	otpot . Vcc
goes low (o.s. vcc) at	Pin 3 Nexted O.S.Vcc
The capacitan now	3 A3
discharges and when	Figt: output waveform.
it is at 0.25 Vcc, the outp	not of schmitt trigger goes High (Vcc)

since the source and Sink CUMENTS are equal, capacitor changes and discharges for the same amount of time. This gives a triangular waveform across c_T which is also available at pin 4. The square wave output of the schmitt trigger is invented by inverter A3 and is available at Pin 3. The output proveforms are shown in fig (c) The output frequency of the Vco can be calculated as follows.

The total voltage on the capacitor changes from 0.25 Vcc to 0.5 Vcc \cdot Thus $\Delta V = 0.25$ Vcc The capacitor changes with a Constant Current source \cdot So

$$i = c_T \frac{\Delta V}{\Delta t} \implies \frac{0.25 \text{ Vcc}}{\Delta t} = \frac{1}{c_T}$$

$$\Delta t = \frac{0.25 \text{ Vcc} \text{ cT}}{i} \quad (01)$$

The time peniod T of the triangular waveform = 2st The frequency of oscillator fo is

$$f_0 = \frac{1}{T} = \frac{1}{2\Delta t} = \frac{1}{0.5 \text{ Vcc } C_T}$$

$$i = \frac{V_{cc} - V_c}{R_T}$$

where Vc is the Voltage at Pin5, Therefore

$$f_{o} = \frac{2(V_{cc} - V_{c})}{R_{T} c_{T} V_{cc}} \longrightarrow (1)$$

the output frequency of the VCO can be changed either by (i) R_T (ii) C_T (iii) the Voltage Vc at the modulating input terminal Pin 5.

with no modulating input Signal, if the Voltage at Pin 5 is biased at $\frac{7}{8}$ Vcc, \mathcal{E}_{2} O gives the VCO output frequency as

$$f_{0} = \frac{2\left(V_{cc} - \frac{7}{8}V_{cc}\right)}{R_{T} c_{T} V_{cc}} = \frac{0.25}{R_{T} c_{T}} \longrightarrow (2)$$

Voltage to frequency convension factor:

A panameter of importance for VCO is Voltage to frequency conversion factor Ky and is defined as

$$K_{V} = \frac{\Delta f_{0}}{\Delta V_{c}}$$


Here ΔV_c is the modulation voltage required to produce the frequency shift Δf_0 for a VCO of we assume that the original frequency is for and the new frequency is f_1 , then

$$\Delta f_0 = f_1 - f_0 = \frac{2\left(V_{cc} - V_c + \Delta V_c\right)}{R_T c_T V_{cc}} - \frac{2\left(V_{cc} - V_c\right)}{R_T c_T V_{cc}}$$

$$\Delta f_{0} = \frac{2 \Delta V_{C}}{R_{T} C_{T} V_{CC}} \qquad (O_{L}) \qquad \Delta V_{C} = \frac{\Delta f_{0} R_{T} C_{T} V_{CC}}{2}$$

$$Potting the value of R_{T} C_{T} from \qquad \mathcal{E}_{Q} (2)$$

$$\Delta V_{C} = \frac{\Delta f_{0} V_{CC}}{8 f_{0}} \implies K_{V} = \frac{\Delta f_{0}}{\delta V_{C}} = \frac{8 f_{0}}{V_{CC}}$$




Fig(b): Active filter

the low pass filter not only removes the high frequency components and noise, but also controls the dynamic characteristics of the PLL. These characteristics include capture, lock range, bandwidth and transient response. If filter band width is reduced, the response time increases. However reducing the bandwidth of the filter also reduces the capture range of the PLL.

the change on the filter capacitor given a short time memory to the PLL. Thus even if the signal becomes less than the noise for a few cycles, the dc voltage on the capacitor continues to shift the frequency of the vco till it picks up signal again. This produces a high noise immunity and Locking stability. Monolithic phase - locked loop !

All the different building blocks of PLL are available as independent IC packages and can be externally interconnected to make a PLL. However a number of Manufacturers introduced monolithic PLL's too. Important Monolithic PLL is IC 565 !

IC 565 PLL:



The output frequency of the VCO (both inputs 2,3 grounded) can be given as

$$f_0 = \frac{0.25}{R_T C_T}$$

where R_T and C_T are the external Resiston and capacitor connected to pin 8 and 9. The VCO free running frequency is adjusted with R_T and C_T to be at the centre of the input frequency hange. It may be seen that PLL is internally broken bln the VCO output and the phase Comparator input. A short circuit between pins 4 and 5 connects the VCO output to the phase Comparator so as to compare fo with input Signal fs. A capacitor C is connected between Pin7 and Pin 10 to make a low pass filter with the internal Resistance of 3.6KR.

Derivation of Lock-in Range:

9f & radians is the phase difference between the signal and the VCO Voitage, then the output Voitage of the analog phase detector is given by

$$V_e = K_{\phi} \left(\phi - \frac{\pi}{2} \right) \longrightarrow O$$

where Kø is the phase angle to voltage transfer co-efficient of the phase detector. The control voltage to vco is

$$I_{c} = A \ k\phi \left(\phi - \frac{\pi}{2}\right) \longrightarrow 2$$

where A -> voltage sain of the Amplifier.

This Vc shifts Vco frequency from its free ownning frequency to to a frequency f given by $f = f_0 + K_V V_C \longrightarrow 3$ where KV -> voltage to frequency transfer Co-efficient of the VCO. when PLL is locked in to signal frequency fs, then we have $f = f_s = f_0 + K_V V_c$ Since $V_c = \frac{f_s - f_o}{K_s} = A K \phi \left(\phi - \frac{\pi}{2} \right) \left(\begin{array}{c} \vdots & f_{AOM} & 2 \end{array} \right) \rightarrow (4)$ the maximum output Voltage magnitude available from the phase detector occurs for $\phi = \pi$ and O radian $Ve(max) = \pm K_{\varphi} \frac{\pi}{2}$. The connesponding Value of the and maximum control voltage available to drive the vco will be $V_{c(max)} = \pm \left(\frac{\pi}{2}\right) k \not \in A \longrightarrow 5$ The maximum Vco frequency swing that can be obtained is given by $f_s = f_0 \pm (f - f_0) \max = f_0 \pm K_V K \phi (\frac{\pi}{2}) A = f_0 \pm \Delta f_L$ $\Delta f_{L} = \pm K_{V} K_{\phi} A \prod_{\gamma} \longrightarrow 6$ Here Total lock range $2\Delta f_L = \pm K_V K_{\beta} A \pi \longrightarrow (1)$ lock-in lange is symmetrically located with The nespect to vco free nunning frequency fo FON IC 565 PLL $\kappa_v = \frac{8f_0}{v} \rightarrow \otimes Where V = +V_{cc} - (-V_{cc})$

Again
$$K\phi = \frac{1.4}{TT}$$
 and $A = 1.4$

Hence the Lock-in Mange becomes $\left(\begin{array}{c} \Delta f_{L} = \frac{\pm 7.8 f_{0}}{V} \end{array} \right) \longrightarrow (9)$ Derivation of capture Range :

th

when PLL is not initially locked to the signal, the frequency of the VCO will be free running frequency for the phase angle difference between the signal and the vco output voltage will be

$$\phi = (w_{s}t + \theta_{s}) - (w_{0}t + \theta_{0}) = (w_{s} - w_{0})t + \Delta\theta$$

thus the phase angle difference doesn't remain
constant but will change with time at a rate given by

$$\frac{d\phi}{dt} = \omega_s - \omega_0 \longrightarrow 2$$

The phase detector output voltage will therefore not have a dc component but will produce an ac voltage with a triangular waveform of peak amplitude $K \not\in \frac{\pi}{2}$ and a fundamental frequency fs-fo = of The low pass filter is a simple RC network having transfer function

$$T(jf) = \frac{1}{1+j\left(\frac{f}{f_{1}}\right)} \quad \text{where} \quad f_{1} = \frac{1}{2TRC}$$

$$|T(if)| = \frac{1}{\sqrt{1+\left(\frac{f}{f_{1}}\right)^{2}}} \quad (f(f_{1})^{2} \rightarrow 1) \quad \text{then} \quad T(f) = \frac{f_{1}}{f_{1}} \rightarrow (f)$$
As
$$T(f) = \frac{f_{1}}{f_{1}} \rightarrow (f)$$

The fundamental frequency term supplied to the LYF by the phase detector will be the difference frequency $\Delta f = f_s - f_o$. Then $T(\Delta f) = \frac{f_1}{\Delta E} = \frac{f_1}{f_c - f_p} \longrightarrow \textcircled{S}$ The voltage Vc to drive the VCO is $V_c = V_e \times \tau(f) \times A$ $V_{e(max)} = V_{e(max)} \times \tau(f) \times A$ $V_{c(max)} = \pm K_{\phi}\left(\frac{11}{2}\right) A \xrightarrow{f_1} \phi \phi \longrightarrow 6$ then the corresponding value of the maximum Vco frequency shift 15 $(f-f_0)_{max} = k_V V_{c(max)} = \pm k_V k_{\phi} \left(\frac{11}{2}\right) A \frac{f_1}{2} \rightarrow (f)$ For the acquisition of the signal frequency should put f=fs, so that the maximum signal we frequency gange that can be acquired by PLL is $(f_s - f_o)_{max} = \pm k_V K \not a \left(\frac{\pi}{2}\right) A \frac{f_1}{2}$ Now $\Delta f_c = (f_s - f_o)_{max}$ So $(\Delta f_c)^2 = \pm K_V K \phi \left(\frac{\pi}{2}\right) A f_1$ Since $\Delta f_{L} = \pm K_{V} K \phi \left(\frac{\pi}{2}\right) A$ then $\Delta f_c = \pm \sqrt{f_1 \Delta f_1}$ Therefore the total capture range is $2\Delta f_c = \pm 2\sqrt{f_1}\Delta f_1$ In case of IC PLL 565, R=3.6KI so the capture Mange is

$$\Delta f_{c} = \pm \left(\frac{\Delta f_{L}}{2\pi (3.6 \times 10^{3}) c} \right)^{1/2}$$

the capture range is symmetrically located with Respect to VCO free Running frequency fo as shown in figure below. The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till the signal frequency goes beyond the lock-in range. In Order to increase the ability of lock-in range, large capture range is required. However a large capture range will make the PLL more susceptible to noise and undesirable signal. Hence a suitable compromise is often reached between these two opposing requirements of the capture range.





Fig: PLL LOCK-in Lange and capture Lange


Applications of PLL:

the output from a PLL system can be obtained either as the Voltage signal Vc(t) corresponding to the error Voltage in the feedback loop, or as a frequency signal at Vco Output terminal. The Voltage output is used in frequency discriminator application where as the frequency output is used in signal conditioning, frequency synthesis or clock recovery applications.

1. Frequency Multiplication / Division:

Figure below gives the block diagram of a frequency multiplier using PLL. A divide by N network is insented between the VCO output and the phase comparator input. In the locked state, the VCO output frequency fo is given by





the multiplication factor can be obtained by selecting a proper scaling factor N of the Counter. Frequency multiplication can also be obtained by using PLL in its harmonic locking mode.

the above circuit can also be used for frequency division. Since the VCO output (a square wave) is rich in harmonics. it is possible to lock the m-th harmonic of the VCO output with the input signal fs. The output fo of VCO is now given by

$$f_0 = \frac{f_0}{w}$$

2) Frequency Translation:

A schematic for shifting the frequency of an oscillator by a small factor is shown in figure below. It can be seen that a multiplier and a lowpass filter are connected externally to the PLL.

The signal f_s which has to be shifted and the output frequency for of the VCO are applied as

A PLL may be used to demodulate Am signals as shown in figure above. The PLL is locked to the carrier frequency of the incoming Am signal. The output of the VCO which has the same frequency as the carrier, but unmodulated is fed to the Amplifier.

since VCO OUTPUT is always 90° OUT of phase with the incoming Am signal under the locked Condition, the AM input signal is also shifted in phase by 90° before being fed to the amplifier. This makes both the signals applied to the multiplier in same phase.

the output of the multiplier contains both the sum and the difference signals, the demodulated output is obtained after filtering high frequency components by the LPF. since the PLL Responds only to the carrier frequencies which are very close to the VCO Output, a PLL AM detector exhibits a high degree of selectivity and noise immunity which is not possible with conventioned peak detector type AM modulators.

UNIT-5

D/A and A/D Converts

Introduction: most of the real world physical quantities such as voltage, connent, temperature, pressure and time etc are available in analog form. Even though an analog signal represents a real physical parameter with accuracy, it is difficult to process, store or transmit the analog signal without introducing considerable error because of the superim-position of hoise as in the case of amplitude modulation. Therefore, for processing, transmission and storage purposes, it is often convinient to express these variables in digital form. st gives better accuracy and reduces noise. The operation of any digital communication system is based upon analog to digital and digital to analog conversion.

D to A Conventers

Basic DAC techniques: The schematic of a DAC is Binary d_1 a_2 a_3 a_4 a_2 a_2 a_2 a_3 a_4 a_2 a_2 a_2 a_3 a_4 $a_$ Ιo Shown in fig. DAC V_{R} the input is a binary word D Fig: Schematic of DAc and is combined with a reference voltage VR to give an analog output signal. The output of a DAC can be either a Voltage on connent. For a voltage output DAC, the DIA conventer is mathematically described as

$$V_0 = K V_{FS} \left(cl_1 \overline{2}^1 + cl_2 \overline{2}^2 + \dots + cl_n \overline{2}^n \right) \longrightarrow (1)$$

where Vo = output Voitage

VFS = Full scale output Voltage

K = scaling factor usually adjusted to unity $d_1, d_2 - \dots - d_n = n$ -bit binary fractional word with the

> decimal point located at the left. $d_1 = MSB$ with a weight of $V_{FS}/2$

dn = LSB with a weight of $V_{FS}/2^{n}$.

1) Weighted Resiston DAC:


one of the simplest circuits shown in figure below uses a summing Amplifier with a binary weighted nesistor network.

It has n electronic switches di, d2... dn controlled by binary input word. These switches are single pole double throw type. (SPDT).

If the binary input to a particular switch is I, it connects a reference $Voltage(-V_R)$. And if the input bit is 0, the switch connects the resistor to the ground. trom the figure, the output current to for an ideal op-Amp can be written as

 $T_0 = T_1 + T_2 + T_3 + - - - + T_N$

 $\frac{I_{0}}{2R} = \frac{V_{R}}{2R} d_{1} + \frac{V_{R}}{2^{2}R} d_{2} + --- + \frac{V_{R}}{2^{h}R} d_{n}$





The output Voitage


$$V_0 = -I_0 R_f = V_R \frac{R_f}{R} \left(d_1 2^{-1} + d_2 2^{-2} + \cdots + d_n 2^{-n} \right) \rightarrow 2$$

comparing $\epsilon_q(2)$ with $\epsilon_q(1)$, it can be seen that

if Rf=R then K=1 and VFS = VR.







Fig(b): Transfer characteristics of a 3-bit DAC 9f D = 100, $V_0 = V_R \frac{R_f}{R} \left(\phi \times 2^{-1} + 0 \times 2^{-2} + 0 \times 2^{-3} \right)$ $V_0 = \frac{V_R}{R} = \frac{4V_R}{R}$

the cincuit shown in above figure uses a negative neference voltage. The analog output voltage is therefore positive stain case as shown in figure (b). for a 3-bit weighted resiston DAC. It may be noted that i) Although the OP-AmP is connected in inventing mode, it can also be connected in hom-inventing mode. 2) The OP-AmP is simply working as a connect to voltage converter.


3) The polanity of the neference voltage is chosen in accordance with the type of the switch used. For example, for TTL compatible switches, the reference voltage should be +5V, and the output will be negative.

R-2R Ladden DAC

wide hange of resistors are required in binary weighted resistor type DAC. This can be avoided by using R-2R ladder type DAC where only two Values of resistors are required. It is well suited for integrated circuit realization. The typical Value of R ganges from 2.5 KR to 10 KR.

For simplicity, consider a 3-bit DAC as shown in figure below, where the switch position dideds corresponds to the binary word 100. The circuit can be simplified to the Equivalent form of fig(b) and finally to fig(c). Then voltage at hode c can be easily calculated by the set procedure of network analysis as

2)



$$V_{0} = \left(-\frac{2R}{R}\right) \left(-\frac{V_{R}}{16}\right) = \frac{V_{R}}{8} = \frac{V_{F5}}{8}$$

This is a second se

In weighted resistor type DAC and R-2R ladder type DAC, CURRENT flowing in the resistors changes as the input data changes. More power dissipation causes heating, which inturn creates non-linearity in DAC. This is a serious Problem and can be avoided completely in Invented ladder type DAC.

A 3-bit Invented ladder type DAC is shown in figure, where the position of MSB and LSB is interchanged Here each input binary word connects the corresponding switch either to ground on to the inventing input terminal of the op-Amp which is also at Vintual ground. since both the terminals of switches di are at ground potential, current flowing in the resistances is constant and independent of switch position. <u>Problem</u>:: The basic step of a 9-bit DAC is 10.3MV. Sf

ococococo represents or, what output is produced if the input is collocated if the output is produced solution: The output voltage for input collocation is

 $= 10.3 m v \left(1 \times 2^8 + 0 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^6 + 1 \times 2^6 \right)$

= 3.78V .

problem 2: calculate the values of the LSB, MSB and full scale output for an 8-bit DAC for the O to lov range.

Solution:

$$LSB = \frac{10V}{2^8} = 39 \text{ mV}$$


$$MSB = \frac{10}{2} = 5V$$
Full scale output = Full scale Voltage - (LSB)
= 10V - 39 mV = 9.961V
Problem 3: what output voltage would be produced
by a D|A conventer whose output range is 0 to lov
and whose input binang humben is
1) 10 (for a 2-bit DAC)
ii) 0110 (for a 4-bit DAC)
iii) 10111100 (for a 8-bit DAC)
Solution: i) V_0 = 10 (1× \frac{1}{2} + 0× \frac{1}{4}) = 5V
ii) $V_0 = 10 (0× \frac{1}{2} + 1× \frac{1}{4} + 1× \frac{1}{8} + 0× \frac{1}{16}) = 3.75V$
iii) $V_0 = 10 (1× \frac{1}{2} + 0× \frac{1}{2^2} + 1× \frac{1}{2^3} + 1× \frac{1}{2^4} + 1× \frac{1}{2^5}$
 $+ 1× \frac{1}{2^6} + 0× \frac{1}{2^7} + 0× \frac{1}{2^8}) = 7.34V$

A-D Converters

The block schematic of ADC is shown in figure below st accepts an analog input Voltage Va and produces an output binary word $d_1, d_2 - d_n$ of functional Value D.

 $D = d_1 2^1 + d_2 2^2 + \dots + d_n 2^n$ where $d_1 \rightarrow MSB$

d_A — LSB An ADC Usually has two additional control lines.



1. Stant: used to tell the ADC when to stant the convension 2. End of convension (EOC): Used to announce when the convension is complete.

bepending upon the type of application, ADC'S are designed for microprocessor interfacing or to directly drive LCD or LED displays.

ADC'S are classified broadly in to two groups according to their conversion technique. I. Direct type ADC'S compare a given * signal with the internally generated equivalent signal. This group includes I. Flash (comparator) type converter

, , , ,

2. Counter type converter

3. Tracking on servo converter

4 successive approximation type converter.

2. Integrating type ADd's perform conversion in an indirect manner by first changing the analog input signal

to a linear function of time on frequency and then to a digital code. The two most widely used integrating type conventers are

1) charge balancing ADC


ii) Dual slope ADC

the most commonly used ADC'S are successive approximation and the integrator type, the successive approximation ADC'S are used in applications such as data loggers and instrumentation where conversion speed is important, the successive approximation and comparator type are faster but generally less accurate than integrating type converters. The flash type is expensive for high degree of accuracy.

The integrating type conventer is used in applications such as digital meter, Panel meter and monitoring systems where the conversion accuracy is critical. Direct type ADc's:

1) Flash (panallel companaton) A/D conventen:

This is the simplest possible A/D conventer St is the fastest and most expensive technique. Figure below shows a 3-bit A/D conventer. The cincuit consists of resistor divider network, 8 OP-AMP comparators and a 8-line to 3 line Encoder. The comparator and its truth table is shown in figure below. Are In fig(a) At each node of the resistive divider



Input Voltage Va	×٦	Х6	×5	×4	Хз	X2	Χ,	×o	 ¥2	У,	Yo
o to VR/8	Ō	0	0	0	O	٥	С	١	0	0	Ō
VR/8 to 2VR/8	0	0	٥	0	D	0	١	(0	C	۱
2VR/8 to 3VR/8	0	٥	٥	0	0	١	١	ļ	0	١	0
3VR/8 to 4 VR/8	0	D	0	0	ł	١	١	١	0	۱	1
$4 V_R 8 to 5 V_R 8$	0	0	0	١	١	١	ι	1	ŧ	0	Ô
5vR 8 to 6VR 8	0	0	1	١	١	۱	١	1	۱	0	1
64R 8 to 74R 8	0	1	ι	۱	۱	١	l	١	Ń	١	D
TVR 8 to VR	١	۱	ι	۱	۱	1	1)	t	ι	J


Fig(c): Truth table for a Flash type AD converter.

The circuit has the advantage of high speed as the convension takes place Simultaneously rather than sequentially Typical conversion time loons on less. Convension time is limited only by the speed of the comparator and of the priority encoder, conversion delays of the order of 2000 can be obtained.

This type of ADC has the disadvantage that the number of comparators required doubles for each added bit. For Example M-bit ADC require 2^h comparators 2) counter type A[D converter:

The DIA converter can easily be turned around to provide the inverse function A to D conversion. The principle is to adjust the DAC's input code until the DAC's output comes with in $\pm \frac{1}{2}$ LSB to the analog input Va which is to be converted to binary digital form.

A 3-bit counting ADC based upon the above principle is shown in figure below.



wave form.

The counter is reset to zero count by the neset pulse. upon the release of neset, the clock pulses are counted by the binary counter. These pulses go through the AND gate which is enabled by the binary counter. Voltage comparator high output. The number of pulses counted increase with time. The binary word nepnesenting this count is used as the input of the DIA conventer whose output is the stair case shown in fig(b).


The analog output Vd of DAC is compared to the analog input Va by the companator. If Va > Vd, the output of the comparator becomes high and the AND gate is enabled to allow the transmission of the clock pulses to the counter.


when Va < Vd; the output of the comparaton becomes low and the AND gate is disabled. This stops the counting at the time Va < Vd and the digital output of the counter represents the analog in'put voltage Va.

For a new value of analog input Va, a second neset pulse is applied to clean the counter. upon the end of the reset, the counting begins again as shown in fig(b). The counter frequency must be low enough to give sufficient time for the DAC to settle and for the comparator to nespond. 3) successive Approximation converter!

The successive approximation technique uses a very efficient code search strategy to complete n-bit convension in just n-clock periods. An

Eight bit conventer would require 8 clock An pulses to obtain a digital output.








Fig: The DIA output voitage to become successively closer to the actual analog inpot voitage.

The circuit uses a successive approximation register (SAR) to find the required value of each bit by trial and erron.

the circuit openates as follows. With the annival of the start command, the SAR sets the MSB di=1 with all other bits to zero so that the trial code is 10000000. The output Vd of the DAC is now compared with analog input Va. If Va is greaten than the DAC output Vd then 10000000 is less than the connect digital Representation.

The MSB is left at 1, and the next lower significant bit is made 1 and further tested.

connect digital nepnesentation	successive approximation register output Vd at different stages in the Conversion	comparator
11010100	10000000	1 (Initial olp)
	11000000	•
	11100000	0
	11010000	1
	11011000	0
	11010100	3
	11010110	0
	11010101	0
	11010100	

Fig(c): successive approximation conversion sequence for a typical analog input.

However if Va is less than the DAC output, then 10000000 is greater than the connect digital Representation. so neset MSB to 'O' and go on to the next lower significant bit. This procedure is repeated for all subsequent bits, one at a time, until all bit positions have been tested.

whenever DAC Output crosses Va, the comparator changes state and this can be taken as the end of conversion (EDC) command.


From fig(b) it Can be seen that the DIA OP Voltage becomes successively closer to the actual analog ilp voltage. It requires 8 pulses to establish the accurate output regardless of the value of the analog input However, one additional clock pulse is used to load the output register and reinitialize the circuit.


Hence for an n-bit DAC, the number of clock pulses required to establish the accounte output is $2n (2^n + 1)$.

Integrating type ADC's :

1. Dual slope ADC !

Figure below shows the functional diagram of the dual slope on dual namp conventer. The analog pant of the cincuit consists of a high input impedance buffer A1, precision integrator A2 and a Voltage companator.





Fig(b): Integrated output wave form for the Dual slope ADC.

The conventer first integrates the analog input signal Va for a fixed duration of 2^N clock Peniods as shown in figure (b). Then it it integrates an internal reference Voltage VR of opposite Polarity until the integrator output is zero. The number N of clock cycles required to return the integrator to zero is proportional to the Value of Va averaged over the integration period. Hence N represents the desired output code. The cincuit operates as follows.

Before the start command arrives, the switch swi is connected to ground and swi is closed. Any offset voltage present in the A₁, A₂ and comparator loop after integration, appears across the capacitor cAz till the threshold of the comparator is achieved. The capacitor cAz thus provides automatic compensation for the input offset Voltages of all the three Amplifiens. Later when sw2 opens CAZ acts as a memory to hold the Voltage required to keep the offset hulled.

At the annival of the START Command at $t=t_1$, the control logic opens sw2 and connects sw1 to Va and enables the counter starting from zero. The circuit uses on n-stage ripple counter and therefore the counter resets to zero after counting 2^n pulses.

The analog voltage Va is integrated for a fixed number 2^{h} counts of clock pulses after which the counter nesets to zero. If the clock period is T, the integration takes place for a time $T_{i} = 2^{h} \times T$ and the output is a namp going down wards as shown in fig(b).

The counter nesets itself at the end of the interval T, and the switch swil is connected to the neference voltage $(-V_R)$. The output voltage Vo will have a positive slope. As long as V_0 is negative, the output of the comparator is positive and the control logic allows the clock pulse to be counted.

However, when Vo becomes just zero at time $t=t_3$, the control logic issues and end of convension (EOC) command and no further clock pulses enter the counter. It can be shown that the reading of the counter at t_3

is proportional to the analog input Voltage Va

$$T_{1} = t_{2}-t_{1} = 2^{n} T = \frac{2^{n}}{clock \text{ rate}(f)} \longrightarrow \mathbb{O}$$
and $T_{2} = t_{3}-t_{2} = \frac{digital \ Count(N)}{clock \ rate} \longrightarrow \mathbb{O}$
For an integrator
 $\Delta V_{0} = \left(-\frac{1}{Rc}\right) V \text{ at}$
The Voltage Vo will be equal to V₁ at the instant
 t_{2} and can be written as
 $V_{1} = \left(-\frac{1}{Rc}\right) Va (t_{2}-t_{1}) \longrightarrow \mathbb{O}$
The Voltage V₁ is also given by
 $V_{1} = \left(-\frac{1}{Rc}\right) (-V_{R}) (t_{2}-t_{3}) \longrightarrow \mathbb{O}$
The Voltage V₁ is also given by
 $V_{1} = \left(-\frac{1}{Rc}\right) (-V_{R}) (t_{2}-t_{3}) \longrightarrow \mathbb{O}$
The Voltage V₁ is also given by
 $V_{1} = \left(-\frac{1}{Rc}\right) (-V_{R}) (t_{2}-t_{3}) \longrightarrow \mathbb{O}$
The Voltage V is also given by
 $V_{1} = \left(-\frac{1}{Rc}\right) (-V_{R}) (t_{2}-t_{3}) \longrightarrow \mathbb{O}$
The Voltage V is also given by
 $V_{1} = \left(-\frac{1}{Rc}\right) (-V_{R}) (t_{2}-t_{3}) \longrightarrow \mathbb{O}$
The Voltage V is proportional to the count reading
 $Va = V_{R} \left(\frac{N}{2^{n}}\right)$
Here since Ve and n are constant, the
analog Voltage Va is proportional to the count reading

<u>Problem</u>: A dual slope ADC Uses a 16 bit counter and a 4mHz clock rate. The maximum input Voltage is $\pm 10V$, the maximum integrator output Voltage should be -8Vwhen the counter has cycled through 2^{h} counts. The capacitor used in the integrator is $0.1 \mu F$. Find the Value of the resistor R of the integrator.

solution: Time period
$$t_2 - t_1 = \frac{2^h}{clock \, \text{Nate}} = \frac{2^{lb}}{4M} = 16.38 \, \text{ms}$$

For the integnator

$$\Delta V_0 = \left(\frac{-1}{Rc}\right) V_0 \quad (t_2 - t_1)$$

$$\Delta V_0 = V_1 = -8; \quad V_0 = 10V$$

$$RC = -\left(\frac{10}{-8V}\right) = 20.47 \text{ ms}$$

$$RC = 20.47 \text{ ms} = 20.47 \text{ ms} = 205 \text{ KA}$$

Problem: If the analog signal Va is 4.129V in the above example, find the equivalent digital nomber.

So the digital count
$$N = \left(\frac{V_a}{V_R}\right)^{2^h}$$

 $N = 2^{16} \times \frac{10}{2^{16}}$

N=33825, for which the

binary equivalent is 1000010000100001

DAC | ADC specifications:

Both DAC and ADC are available with wide range of specifications the various important specifications of conventers generally specified by the manufacturers are analysed. 1. Resolution: The Resolution of a Conventer is the smallest change in voitage which may be produced at the output of the converter. For ex For example an 8-bit DIA Converter has 28-1 = 255 intervals


(equal). Hence the smallest change in output voltage is 1 of the full scale output lange. In short

Resolution (in volts) = $\frac{V_{FS}}{2^{n}-1}$ = 1 LSB increment.

similarly the resolution of an AD converter is defined as the smallest change in analog input for a one bit change at the output.


(2) Linearity: The Linearity of an AD or DA converter is an important measure of its accuracy. and it tells us how close the converter 718 VFS 1 0/8 VES output to its ideal transfer characteristics. Analog Me allo Ale ale In an ideal DAC, equal increment in the digital

input should produce equal increment in the digital analog output and the transfer curve



However in the actual DAC, output voltages do not fall on a straight line because of gain and offset ennors- the static performance of a DAC is determined by fitting a straight line through the measured output points. The linearity error measures the deviation of the actual output from the fitted line.

3) Accuracy : Absolute Accuracy is the maximum deviation between the actual conventer output and the ideal conventer output. Relative accuracy is the maximum deviation after gain and offset errors have been nemoved.



If a DAC has to be monotonic, the entropy should be less than $\pm \frac{1}{2}$ LSB at each output level 5) <u>settling time</u>: settling time represents the time it takes for the output to settle with in a specified band $\pm \frac{1}{2}$ LSB of its final value following a code change at the input, It depends upon the switching time of the logic circuitary due to internal parasitic capacitances and inductances.

6) <u>stability</u>: the performance of conventer changes with temperature, age and power supply variations. so all the relevant parameters such as offset, gain, linearity error and monotonicity must be specified over the full temperature and power supply ranges.

Problem :

1. How many levels are possible in a two-bit DAC? what is its resolution if the of the output range is 0 to 3v?

solution ! Levels = 2 = 24 levels (: n=2)

Resolution = $\frac{V_{FS}}{2^{N}-1} = \frac{3}{3} = 1V$