J.B. INSTITUTE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)





COURSE PLAN

2013-14

Regulation: R11

FACULTY DETAILS:						
1	lame of the Facult Designatic Departmer	ty:: on: nt::	Abhay Kumar Associate Professor CSE			
COURSE DETAILS						
Name Of T	he Programme::	B.Te	ech		Batch::	2012-16
	Designation::					
Year	II			Semester	II	
Titl	Department:: e of The Subject No of Students	CSE Con 113	E nputer Organization	Subje	ect Code	6754012

1

CONTRACTOR OF		2013-14					
	COURSE PLAN	Regulation: R11					
FACULTY DETAILS: Name of the Faculty:: Abhay Kumar Designation: Associate Professor							

1. TARGET

a) Percentage Pass	100%

Department:: CSE

b) Percentage I class 95%

2. COURSE PLAN

(Please write how you intend to cover the contents: i.e., coverage of Units by lectures, guest lectures, design exercises, solving numerical problems, demonstration of models, model preparation, or by assignments, etc.)

3. METHOD OF EVALUATION

3.1.	Continuous Assessment Examinations	(CAE 1. 0	CAE 2)
• • • •		(• ·· ·, •	

- 3.2. Assignments / Seminars
- 3.3. Mini Projects
- 3.4. Quiz
- 3.5. Term End Examination
- 3.6. Others
- 4. List out any new topic(s) or any innovation you would like to introduce in teaching the subject in this Semester. In this semester I would like to introduce advanced topic to motivate students in designing machine instruction: (i) Instruction-Level Parallelism
 - (ii) Thread-Level Parallelism used in multiprocessors.

Signature of HOD Date:

Signature of Faculty Date:



GUIDELINES TO STUDY THE SUBJECT

2013-14

FACULTY DETAILS:

Name of the Faculty:: Designation: Department::

Abhay Kumar Associate Professpr CSE

Guidelines for Preparing the Course:

Course Description:

Basic understanding of computer organization: roles of processors, main memory, and input/output devices. Understanding the concept of programs as sequences of machine instructions. Understanding arithmetic and logical operations with integer operands. Understanding floating-point number systems and operations. Understanding simple data path and control designs for processors. Understanding memory organization, including cache structures and virtual memory schemes. Course include ALU, control and memory design and organization, pipelining and vector processing, computer arithmetic, I/O organization.

Course Objectives: (CO)

- 1. To have a thorough understanding of the basic structure and operation of a digital computer.
- 2. Perform the basic operations with signed and unsigned integers in decimal and binary number systems.
- 3. Explain the regular operation of a computer in terms of the fetch-decode-execute-write cycle and the interaction between the instruction set architecture and the computer organization.
- 4. To have knowledge about different addressing modes.
- 5. To have understanding of the design of control unit using either hardwired control method or micro programmed control method.
- 6. To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division.
- 7. To study the hierarchical memory system including cache memories and virtual memory.
- 8. To study the different ways of communicating with I/O devices and standard I/O interfaces.
- 9. To study the design of pipeline and vector processing system.
- 10. To understand the design of multiprocessor system.

Learning Outcomes: (LO)

- 1. Learn the basic structure of a digital computer.
- 2. Understand the arithmetic and logical operations of binary number system.
- 3. Understand the design of the Control unit.
- 4. Have knowledge about the organization of Arithmetic and Logical unit and I/O unit.
- 5. Understand the design of Memory unit.



FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSE

On completion of this Subject / Course the student shall be able to:

S No	Objectives (CO)	Outcomes
1.	To have a thorough understanding of the basic structure and operation of a digital computer.	1
2.	Perform basic operations with signed and unsigned integers in decimal and binary number systems.	1.0
		1,2
3.	Explain the regular operation of a computer in terms of the fetch-decode-execute-write cycle and the interaction between the instruction set architecture and the computer organization.	
		1,4
4.	To have knowledge about different addressing modes.	1 5
E		1,5
э.	To have understanding of the design of control unit using either hardwired control method or micro programmed control method.	
		3
6.	To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division.	2,4
7.	To study the hierarchical memory system including cache memories and virtual memory.	5
8.	To study the different ways of communicating with I/O devices and standard I/O interfaces.	4
9.	To study the design of pipeline and vector processing system.	4
10.	To understand the design of multiprocessor system.	4,5

Signature of Faculty Date:

Note: For each of the OBJECTIVE indicate the appropriate OUTCOMES to be achieved. Kindly refer Page 16, to know the illustrative verbs that can be used to state the objectives.



COURSE OUTCOMES

2013-14

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSE

The expected outcomes of the Course / Subject are:

S.No.	General Categories of Outcomes	Specific Outcomes of the Course
Δ	An ability to apply knowledge of mathematics,	Students were able to design mathematical model of binary adder and
А.		
В.	An ability to design and conduct experiments, as well as to analyze and interpret data	
C.	An ability to design a system, component, or process to meet desired needs within realistic Constraints such as economic, environmental, social, political, ethical, health and safety, Manufacturability and sustainability	Students were able to analyze and interpret date, design flowchart of 4-bit binary adder circuit
D.	An ability to function on multi-disciplinary teams	
E.	An ability to identify, formulate, and solve engineering problems	
F.	An understanding of professional and ethical responsibility	
G.	An ability to communicate effectively	
Н.	The broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context	
I.	A recognition of the need for, and an ability to engage in life-long learning	
J.	A knowledge of contemporary issues	
к.	An ability to use the techniques, skills, and modern engineering tools necessary for engineering practice.	

Objectives – Outcome Relationship Matrix (Indicate the relationships by 🗵 mark).

Outcomes Objectives	Α	В	С	D	Е	F	G	Н	Ι	J	к
1.											
2.											
3.											
4.											
5.											
6.											
7.											
8.											
9.											
10.											

5



FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

S No	Description	Duratio	Total No.	
0.110.	Description	From	То	of Periods
1.				
		09-12-	21-12-	
	BASIC STRUCTURE OF COMPUTERS	2013	2013	10
2.				
	REGISTER TRANSFER LANGUAGE	23-12-	11-01-	
	MEMORY	2013	2014	15
3.			_ 0 1 1	
-		13 01	25.01	
		13-01-	23-01-	10
4	MICRO PROGRAMMED CONTROL	2014	2014	10
4.		07.01	00 02	
		27-01-	08-02-	10
	COMPUTER ARITHMETIC	2014	2014	10
5.		10.00		
		10-02-	22-02-	
	THE MEMORY SYSTEM	2014	2014	10
6.				
•		A 4 6 A	00.00	
		24-02-	08-03-	
	INPUT-OUTPUT ORGANIZATION	2014	2014	10
7		10-03-	22-03-	
	PIPELINE AND VECTOR PROCESSING	2014	2014	10
8		24-03-	05-04-	
	MULTI PROCESSORS	2014	2014	10

Total No. of Instructional periods available for the course: 85 Periods (50 minutes per period)

Text Books:

TB1- Computer Systems Architecture, M.Moris Mano, IIIrd Edition, Pearson/PHI

- TB2- Computer Organization, Carl Hamacher, Zvonks Vranesic, SafeaZaky, Vth Edition, McGraw Hill.
- TB3- Computer Organization and Architecture, William Stallings Sixth Edition, Pearson/PHI

TB4- Structured Computer Organization, Andrew S. Tanenbaum, 4th Edition PHI/Pearson



2013-14

UNIT - I

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI.	Date	No. of	Topics / Sub - Topics	Objectives(CO) & Outcome(LO)	References (Text Book, Journal)
INO.		Periods		Nos.	Page No to
1	09-12- 2013	1	Computer Types	CO1, LO1	TB2 Page No 2 to 3
2	10-12- 2013	2	Functional unit	CO1, LO1	TB2 Page No 3 to 7
3	11-12- 2013	3	Basic OPERATIONAL concepts	CO1, LO1	TB1 Page No 7 to 9
4	12-12- 2013	4	Bus structures	CO1, LO1	TB2 Page No 9 to 10
5	14-12- 2013	5	Software, Performance	CO1, LO1	TB2 Page No 13 to 18
6	16-12- 2013	6	Multiprocessors and multi computers	CO10, LO3	TB2 Page No 18 to 19
7	17-12- 2013	7	Data Representation	CO2, LO2	TB1 Page No 67 to 77
8	18-12- 2013	8	Fixed Point Representation	CO2, LO2	TB1 Page No 77 to 82
9	19-12- 2013	9	Floating – Point Representation	CO2, LO2	TB1 Page No 83 to 84
10	21-12- 2013	10	Error Detection codes	CO2, LO2	TB1 Page No 87 to 89

Signature of Faculty Date

Note: 1. Ensure that all topics specified in the course are mentioned.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - II

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI.	_	No. of		Objectives(CO) &	References
No.	Date	Periods	Topics / Sub - Topics	Outcome(LO)	(Text Book, Journal)
				Nos.	Page No to
				CO1	
	23-12-		Register Transfer language		TB1
1	2013	1		102	Page No 93 to 94
				CO1	
	24.12			CO3	
	24-12-	_		LO1	TB1
2	2013	2	Register Transfer, Bus and memory transfers	LO2	Page No 95 to 102
				CO1	
	25-12-			CO3	
3	2012	3	Arithmetic Mircrooperatiaons, logic micro	LO1	IB1
5	2013	3	operations	L02	Page No 102 to 113
				CO1	
	26-12-		Shift micro operations Arithmetic logic shift		TB1
4	2013	4	unit	102	Page No 114 to 118
				CO1	
	20 12			CO3	
	28-12-			LO1	TB1
5	2013	5	Instruction codes, Computer Registers	LO2	Page No 125 to 134
				CO1	
	30-12-			CO3	
6	2012	6		LO1	TB1
0	2013	0	Computer instructions	L02	Page No 134to 137
				CO1	
	31-12-				TP1
7	2013	7	Instruction cycle	102	Page No 93 to 94
-				CO1	
	01 01			CO3	
_	01-01-	_		LO1	TB1
8	2014	8	Memory reference Instructions	LO2	Page No 141 to 146
				CO1	
	02-01-			CO8	
0	2014	0		LO1	IB1 Dama Na 450 ta 450
7	2014	7	input – Output interrupt	LU2 CO1	raye 110 152 to 158
				CO3	
	04-01-			101	TB1
10	2014	10	STACK organization	LO2	Page No 249 to 257
				CO1	<u>.</u>
	06.01			CO3	
	00-01-	1.1		LO1	TB1
11	2014	11	Instruction formats	LO2	Page No 257 to 262
				CO1	
	07-01-			CO4	
12	2014	12	Addrossing modes	LO1	IB1 Dago No 262 to 200
12	2014	14	Addressing modes	LU2	rage No 262 to 268
				CO3	
	08-01-			LO1	ТВ1
13	2014	13	DATA Transfer and manipulation	LO2	Page No 268 to 274
•					

14	09-01- 2014	14	Program control	CO1 CO3 LO1 LO2	TB1 Page No 275 to 284
15	11-01- 2014	15	Reduced Instruction set computer	CO1 CO3 LO1 LO2	TB1 Page No 284 to 293

Signature of Faculty Date

Note: 1. Ensure that all topics specified in the course are mentioned.

ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.
 3. MENTION THE CORRESPONDING COURSE OBJECTIVE AND OUT COME NUMBERS AGAINST EACH TOPIC.



2013-14

UNIT - III

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI. No.	Date	No. of Periods	Topics / Sub - Topics	Objectives(CO) & Outcome(LO) Nos.	References (Text Book, Journal) Page No to
1	13-01- 2014	1	Control memory	CO5 LO3	TB1 Page No 215 to 217
2	14-01- 2014	2	Control memory	CO5 LO3	TB1 Page No 217 to 218
3	15-01- 2014	3	Address sequencing	CO5 LO3	TB1 Page No 218 to 220
4	16-01- 2014	4	Address sequencing	CO5 LO3	TB1 Page No 220 to 222
5	18-01- 2014	5	Microprogram example	CO5 LO3	TB1 Page No 222 to 228
6	20-01- 2014	6	Microprogram example	CO5 LO3	TB1 Page No 228 to 233
7	21-01- 2014	7	Design of control unit	CO5 LO3	TB1 Page No 233 to 237
8	22-01- 2014	8	Hard wired control	CO5 LO3	TB2 Page No 425 to 429
9	23-01- 2014	9	Microprogrammed control	CO5 LO3	TB2 Page No 429 to 440
10	25-01- 2014	10	Microprogrammed control with example	CO5 LO3	TB2 Page No 440 to 445

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - IV

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI. No.	Date	No. of Periods	Topics / Sub - Topics	Objectives & Outcome Nos.	References (Text Book, Journal) Page No to
1	27-01- 2014	1	Addition and subtraction	CO6 LO4	TB1 Page No 336 to 340
2	28-01- 2014	2	Addition and subtraction	CO6 LO4	TB1 Page No 340 to 342
3	29-01- 2014	3	Multiplication Algorithms	CO6 LO4	TB1 Page No 342 to 350
4	30-01- 2014	4	Division Algorithms	CO6 LO4	TB1 Page No 350 to 356
5	01-02- 2014	5	Floating – point Arithmetic operations	CO6 LO4	TB1 Page No 356 to 360
6	03-02- 2014	6	Floating – point Arithmetic operations	CO6 LO4	TB1 Page No 360 to 365
7	04-02- 2014	7	Decimal Arithmetic unit	CO6 LO4	TB1 Page No 365 to 368
8	05-02- 2014	8	Decimal Arithmetic unit	CO6 LO4	TB1 Page No 369 to 371
9	06-02- 2014	9	Decimal Arithmetic operations	CO6 LO4	TB1 Page No 371 to 374
10	08-02- 2014	10	Decimal Arithmetic operations	CO6 LO4	TB1 Page No 375 to 378

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - V

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI.	Date	No. of	Topics / Sub - Topics	Objectives & Outcome	References (Text Book, Journal)
NO.		Periods	- F F	Nos.	Page No to
			Memory systems - Basic concepts		
	10-02-			CO7	TB2
1	2014	1		LO5	Page No 292 to 295
	11-02-			CO7	TB2
2	2014	2	Semiconductor RAM memories	LO5	Page No 295 to 300
	12-02-			CO7	TB2
3	2014	3	Semiconductor RAM memories	LO5	Page No 301 to 309
	13-02-			CO7	TB2
4	2014	4	Read-only memories	LO5	Page No 309 to 313
	15-02-			CO7	TB2
5	2014	5	Cache memories	LO5	Page No 314 to 320
	17-02-			CO7	TB2
6	2014	6	Cache memories	LO5	Page No 321 to 329
	18-02-			CO7	TB2
7	2014	7	Performance considerations	LO5	Page No 329 to 337
	19-02-			CO7	TB2
8	2014	8	Virtual memories	LO5	Page No 337 to 343
					-
	20-02-		Secondary storage	C07	TB2
9	2014	9		LO5	Page No 344 to 359
	22-02-		Introduction to RAID	CO7	TB2
10	2014	10		LO5	Page No 351 to 352

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - VI

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI. No.	Date	No. of Periods	Topics / Sub - Topics	Objectives & Outcome Nos.	References (Text Book, Journal) Page No to
1	24-02- 2014	1	Peripheral Devices	CO8 LO4	TB1 Page No 383 to 387
2	25-02- 2014	2	Input-Output Interface	CO8 LO4	TB1 Page No 387 to 393
3	26-02- 2014	3	Asynchronous data transfer	CO8 LO4	TB1 Page No 393 to 404
4	27-02- 2014	4	Modes of Transfer	CO8 LO4	TB1 Page No 404 to 409
5	01-03- 2014	5	Priority Interrupt	CO8 LO4	TB1 Page No 409 to 417
6	03-03- 2014	6	Direct memory Access,	CO8 LO4	TB1 Page No 417 to 422
7	04-03- 2014	7	Input –Output Processor (IOP)	CO8 LO4	TB1 Page No 422 to 431
8	05-03- 2014	8	Serial communication, Introduction to peripheral component interconnect (PCI) bus	CO8 LO4	TB2 Page No 261 to 272
9	06-03- 2014	9	Introduction to standard serial communication protocols like RS232	CO8 LO4	TB2 Page No 571 to 571
10	08-03- 2014	10	Introduction to standard serial communication protocols like USB, IEEE1394	CO8 LO4	TB2 Page No 272 to 282

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - VII

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

SI.	Date	No. of	Topics / Sub - Topics	Objectives &	References
No.	Date	Periods		Nos.	Page No to
			Parallel Processing		
	10-03-			000	TB1
1	2014	1		LO4	Page No 301 to 304
	11-03-			CO9	TB1
2	2014	2	Pipelining	LO4	Page No 304 to 306
	12-03-			CO9	TB1
3	2014	3	Pipelining	LO4	Page No 307 to 309
	10.00				
	13-03-			CO9	TB1
4	2014	4	Arithmetic Pipeline	LO4	Page No 309 to 311
	15 02				
5	13-03- 2014	5		CO9	TB1
5	2014	5	Arithmetic Pipeline	LO4	Page No 311 to 312
	17-03-				
6	2014	6	Instruction Diriching	CO9	TB1 Dama Na 242 ta 245
0	2014	0		L04	Page No 312 to 315
	18-03-				
7	2014	7	Instruction Pineline	CO9	I B1 Page No 315 to 317
,	2011	,		204	
	19-03-			<u> </u>	
8	2014	8	RISC Pipeline	LO4	Page No 317 to 321
	20-03-			600	TB1
9	2014	9	Vector Processing	LO4	Page No 312 to 329
	22-03-			CO9	ТВ1
10	2014	10	Array Processors	LO4	Page No 329 to 331

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



2013-14

UNIT - VIII

Regulation: R11

FACULTY DETAILS:

Name of the Faculty:: Abhay Kumar Designation: Associate Professor Department:: CSE

The Schedule for the whole Course / Subject is:: Computer Organization

SI. No.	Date	No. of Periods	Topics / Sub - Topics	Objectives & Outcome Nos.	References (Text Book, Journal) Page No to
	24-03-				
1	2014	1	Characteristics of Multiprocessors	CO10 LO5	TB1 Page No 491 to 492
	25-03-				
2	2014	2	Difference between multiprocessors and multicomputer	CO10 LO5	TB1 Page No 492 to 493
	26-03-			0010	
3	2014	3	Interconnection Structures	LO5	Page No 493 to 497
	27-03-				
4	2014	4	Interconnection Structures	CO10 LO5	TB1 Page No 498 to 502
	20.02				
5	29-03-2014	5	Interprocessor Arbitration	CO10 LO5	TB1 Page No 502 to 505
	21.02				
6	2014	6	Interprocessor Arbitration	CO10 LO5	TB1 Page No 505 to 507
	01.04				
7	01-04- 2014	7	InterProcessor Communication and Synchronization	CO10 LO5	TB1 Page No 507 to 509
	02.04				
8	02-04- 2014	8	InterProcessor Communication and	CO10	TB1 Page No 509 to 511
	*				
0	03-04- 2014	0	Cartha Catharana	CO10	TB2
9	2014	7	Cache Conerance	LO5	Page N0 641 to 645
	05-04-			CO10	TB2
10	2014	10	Shared Memory Multiprocessors	LO5	Page No 637 to 638

Signature of Faculty Date

Note: 1. ENSURE THAT ALL TOPICS SPECIFIED IN THE COURSE ARE MENTIONED.

2. ADDITIONAL TOPICS COVERED, IF ANY, MAY ALSO BE SPECIFIED **BOLDLY**.



COURSE COMPLETION STATUS

2013-14

Regulation: R11

Subject Code 6754012

FACULTY DETAILS:

Name of the Faculty:: Abhay Kumar Subject:: Computer Organization Department:: CSE Actual Date of Completion & Remarks, if any

Nos. of Units Remarks Objectives Achieved Unit 1 b 21-12-2013 Unit 2 3 11-01-2014 Unit 3 25-01-2014 Unit 4 08-02-2014 Unit 5 22-02-2014 Unit 6 08-03-2014 Unit 7 22-03-2014 Unit 8 05-04-2014

Signature of Dean of School Date:

Signature of Faculty Date:

NOTE: AFTER THE COMPLETION OF EACH UNIT MENTION THE NUMBER OF OBJECTIVES ACHIEVED.



TUTORIAL SHEETS - I

2013-14

Regulation: R11

FACULTY DETAILS:

 Name of the Faculty::
 Abhay Kumar

 Designation:
 Associate Professor

 Department::
 CSE

 The Schedule for the whole Course / Subject is::
 Computer Organization

This Tutorial corresponds to Unit Nos. I, II, III and IV

Date: 21-12-2013 Time:1pm

Q1. Explain in detail the basic functional units of a computer [1].

- Q2. Draw a block diagram of a 4-bit arithmetic circuit and briefly explain it [6].
- Q3. Using a simple example draw the block diagram for the design of control unit [5].
- Q4. Explain addition and subtraction with signed-magnitude data [2].
- Q5. Explain Instruction cycle and draw the flowchart for instruction cycle using an example [3].
- Q6. Briefly explain all the addressing modes using examples [4].
- Q7. Briefly explain stack organization with an example [4].
- Q8. Explain hardware implementation for multiplication algorithm [6].
- Q9. Explain how to generate control signals using hardwired control method [5].
- Q10. Explain three methods of representing signed numbers using examples [2].

Please write the Questions / Problems / Exercises which you would like to give to the students and also mention the objectives to which these questions / Problems are related.

Signature of Dean of School Date:

Signature of Faculty Date:



TUTORIAL SHEETS - II

2013-14

Regulation: R11

FACULTY DETAILS:

Name of the Faculty::Abhay KumarDesignation:Associate ProfessorDepartment::CSEThe Schedule for the whole Course / Subject is::Computer Organization

This Tutorial corresponds to Unit Nos. V, VI, VII and VIII

Date: 08-02-2014 Time:1pm

- Q1. Briefly explain different types of semiconductor RAM memories [7].
- Q2. Explain DMA in detail using block diagram [8].
- Q3. Explain instruction pipeline using four-segment example [9].
- Q4. Briefly explain any three schemes of interconnection structures of a multiprocessor system [10].
- Q5. Explain cache memory. Briefly explain different type of mapping functions associated with cache memory [7].
- Q6. Explain three different ways of modes of transfer [8].
- Q7. Explain RISC pipeline using three-segment example [9].
- Q8. Briefly explain inter-processor arbitration [10].
- Q9. Explain virtual memory and address translation method [7].
- Q10. Briefly explain inter-processor communication and synchronization [10].

Please write the Questions / Problems / Exercises which you would like to give to the students and also mention the objectives to which these questions / Problems are related.

Signature of Dean of School Date:

Signature of Faculty Date:



ILLUSTRATIVE VERBS FOR STATING INSTRUCTIONAL OBJECTIVES

Regulation: R11

These verbs can also be used while framing questions for Continuous Assessment Examinations as well as for End – Semester (final) Examinations.

ILLUSTRATIVE VERBS FOR STATING GENERAL OBJECTIVES

Know	
Comprehend	

Understand Apply Analyze Design Generate Evaluate

ILLUSTRATIVE VERBS FOR STATING SPECIFIC OBJECTIVES:

A. Cognitive Domain

1	2	3	4	5	6
Knowledge	Comprehension Understanding	Application	Analysis	Synthesis	Evaluation
		of knowledge & comprehension	of whole w.r.t. its constituents	combination of ideas/constituents	judgement
Define	Convert	Change	Breakdown	Categorize	Appraise
Identify	Defend	Compute	Differentiate	Combine	Compare
Label	Describe (a	Demonstrate	Discriminate	Compile	Conclude
List	procedure)	Deduce	Distinguish	Compose	Contrast
Match	Distinguish	Manipulate	Separate	Create	Criticize
Reproduce	Estimate	Modify	Subdivide	Devise	Justify
Select	Explain why/how	Predict		Design	Interpret
State	Extend	Prepare		Generate	Support
	Generalize	Relate		Organize	
	Give examples	Show		Plan	
	Illustrate	Solve		Rearrange	
	Infer			Reconstruct	
	Summarize			Reorganize	
				Revise	

B. Affective Domain			C. Psychomotor Domain (skill development)			
Adhere	Resolve	Bend	Dissect	Insert	Perform	Straighten
Assist	Select	Calibrate	Draw	Кеер	Prepare	Strengthen
Attend	Serve	Compress	Extend	Elongate	Remove	Time
Change	Share	Conduct	Feed	Limit	Replace	Transfer
Develop		Connect	File	Manipulate	Report	Туре
Help		Convert	Grow	Move preciselyRe	eset	Weigh
Influence		Decrease	Handle	Operate	Run	
Initiate		Demonstrate	Increase	Paint	Set	

	LESSON PLAN	2013-14	
	Unit-1	Regulation: R11	
Name of the Faculty: Subject Unit	Abhay Kumar Computer Organization Subject C I	ode 6754012	
INSTRUCTIONAL OBJECTIVES:	 To have a thorough understanding of the basic structure and operation of a digital computer. Perform basic operations with signed and unsigned integers in decimal and binary number systems. 		

Session No	Topics to be covered	Time (Min)	Ref	Teaching Method
1	Computer Types	50	TB2	Chalkboard
2	Functional unit	50	TB2	Chalkboard
3	Basic OPERATIONAL concepts	50	TB1	Chalkboard
4	Bus structures	50	TB2	Chalkboard
5	Software, Performance	50	TB2	Chalkboard
6	Multiprocessors and multi computers	50	TB2	PPT
7	Data Representation	50	TB1	Chalkboard
8	Fixed Point Representation	50	TB1	Chalkboard
9	Floating – Point Representation	50	TB1	Chalkboard
10	Error Detection codes	50	TB1	PPT

On completion of this lesson the student shall be able to (Outcomes)

1. Learn the basic structure of a digital computer.

A CONTRACT OF CONTRACT.	ASSIGNMENT	2013-14
	Unit-I	Regulation: R11

Assignment / Questions

Analyze the functional units of a digital computer system.

Course Objectives: To have a thorough understanding of the basic structure and operation of a digital computer.

Learning Outcomes: Learn the basic structure of a digital computer

Signature of Faculty

	LESSON PLAN Unit-II		2013-14	
			Regulation: R11	
Name of the Faculty:	Abhay Kumar			
Subject	Computer Organization	Subject Code	6754012	

Unit II

Subject Computer Organization

INSTRUCTIONAL OBJECTIVES:

1. Explain the regular operation of a computer in terms of the fetchdecode-execute-write cycle and the interaction between the instruction set architecture and the computer organization.

2. To have knowledge about different addressing modes.

Session No	Topics to be covered	Time (Min)	Ref	Teaching Method
1	Register Transfer language	50	TB1	Chalkboard
2	Register Transfer Bus and memory transfers	50	TB1	Chalkboard
3	Arithmetic Mircrooperatiaons, logic micro operations	50	TB1	Chalkboard
4	Shift micro operations, Arithmetic logic shift unit	50	TB1	Chalkboard
5	Instruction codes, Computer Registers	50	TB1	Chalkboard
6	Computer instructions	50	TB1	Chalkboard
7	Instruction cycle	50	TB1	Chalkboard
8	Memory reference Instructions	50	TB1	Demonstration
9	Input – Output Interrupt	50	TB1	Chalkboard
10	STACK organization	50	TB1, TB3	PPT
11	Instruction formats	50	TB1	Chalkboard
12	Addressing modes	50	TB1	PPT
13	DATA Transfer and manipulation	50	TB1	Chalkboard
14	Program control	50	TB1	Chalkboard
15	Reduced Instruction set computer	50	TB1, TB4	Chalkboard

On completion of this lesson the student shall be able to (Outcome)

1. Understand the arithmetic and logical operations of binary number system.



Assignment / Questions

Why stack organization is used in the processors? What do you understand by register stack and memory stack.

Course Objectives: Explain the regular operation of a computer in terms of the fetch-decodeexecute-write cycle and the interaction between the instruction set architecture and the computer organization.

Learning Outcomes: Understand the arithmetic and logical operations of binary number system.

Signature of Faculty

	LESSON PLAN	2013-14
	Unit-III	Regulation: R11
Name of the Faculty:	Abbay Kumar	

Name of the Faculty: Abhay Kumar Unit III INSTRUCTIONAL OBJECTIVES:

Г

Subject Computer Organization

Subject Code 6754012

To have understanding of the design of control unit using either hardwired control method or micro programmed control method.

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Control memory	50	TB1	Chalkboard
2	Control memory	50	TB1, TB3	Chalkboard
3	Address sequencing	50	TB1	Chalkboard
4	Address sequencing	50	TB1, TB4	Chalkboard
5	Microprogram example	50	TB1	PPT
6	Microprogram example	50	TB1	PPT
7	Design of control unit	50	TB1	Chalkboard
8	Hard wired control	50	TB2	Chalkboard
9	Microprogrammed control	50	TB2	PPT
10	Microprogrammed control with example	50	TB2	PPT

On completion of this lesson the student shall be able to (Outcomes)

2. Understand the design of the Control unit.

STORAL STORAGE	ASSIGNMENT Unit-III	2013-14
		Regulation: R11

Assignment / Questions

Hardwired control unit is faster than micro programmed control unit. Justify this statement?

Course Objectives: To have understanding of the design of control unit using either hardwired control method or micro programmed control method.

Learning Outcomes: Understand the design of the Control unit.

Signature of Faculty

A A A	LESSON PLAN Unit-IV		2013-14
			Regulation: R11
Name of the Faculty: Subject	Abhay Kumar Computer Organization	Subject Code	6754012

Subject Computer Organization Unit IV INSTRUCTIONAL OBJECTIVES: To discuss in detail

Γ

To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Addition and subtraction	50	TB1	Chalkboard
2	Addition and subtraction	50	TB1	Chalkboard
3	Multiplication Algorithms	50	TB1	Chalkboard
4	Division Algorithms	50	TB1	Chalkboard
5	Floating – point Arithmetic operations	50	TB1	PPT
6	Floating – point Arithmetic operations	50	TB1	Chalkboard
7	Decimal Arithmetic unit	50	TB1	Chalkboard
8	Decimal Arithmetic unit	50	TB1	PPT
9	Decimal Arithmetic operations	50	TB1	Chalkboard
10	Decimal Arithmetic operations	50	TB1	PPT

On completion of this lesson the student shall be able to (Outcomes)

 $1. \ \ \, {\rm Have \ knowledge \ about \ the \ organization \ of \ Arithmetic \ and \ Logical \ unit}$



Assignment / Questions

Using diagram explain hardware implementation for division algorithm.

Course Objectives: To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division

Learning Outcomes: Have knowledge about the organization of Arithmetic and Logical unit.

Signature of Faculty

STATISTICS AND	I ESSON PLAN	2013-14
	Unit-V	
Name of the Faculty:	Abhay Kumar	

Name of the Faculty: Abhay Kumar Subject Computer Organization Unit V INSTRUCTIONAL OBJECTIVES: To study the hiera

ter Organization Subject Code 6754012

To study the hierarchical memory system including cache memories and virtual memory.

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Memory systems - Basic concepts	50	TB2	Chalkboard
2	Semiconductor RAM memories	50	TB2	PPT
3	Semiconductor RAM memories	50	TB2	Demonstration
4	Read-only memories	50	TB2	Chalkboard
5	Cache memories	50	TB2	PPT
6	Cache memories	50	TB2	PPT
7	Performance considerations	50	TB2	Chalkboard
8	Virtual memories	50	TB2	Chalkboard
9	Secondary storage	50	TB2	Demonstration
10	Introduction to RAID	50	TB2, TB3, TB4	Chalkboard

On completion of this lesson the student shall be able to (Outcomes)

1. Understand the design of Memory unit.



Assignment / Questions

Analyze the performance improvement of using cache memory.

Course Objectives: To study the hierarchical memory system including cache memories and virtual memory.

Learning Outcomes: Understand the design of Memory unit.

Signature of Faculty

		LESSON PLAN		2013-14
	A A A	Unit-VI		Regulation: R11
	Name of the Faculty: Subject	Abhay Kumar Computer Organization Si	ubject Code	6754012

Subject Computer Organization Unit VI

INSTRUCTIONAL OBJECTIVES:

To study the different ways of communicating with I/O devices and standard I/O interfaces.

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Peripheral Devices	50	TB1	Demonstration
2	Input-Output Interface	50	TB1	Chalkboard
3	Asynchronous data transfer	50	TB1	Chalkboard
4	Modes of Transfer	50	TB1	Demonstration
5	Priority Interrupt	50	TB1	Chalkboard
6	Direct memory Access	50	TB1	Chalkboard
7	Input –Output Processor (IOP)	50	TB1, TB3	Chalkboard
8	Serial communication, Introduction to peripheral component interconnect (PCI) bus	50	TB2	PPT
9	Introduction to standard serial communication protocols like RS232	50	TB2	PPT
10	Introduction to standard serial communication protocols like USB, IEEE1394	50	TB2, TB4	PPT

On completion of this lesson the student shall be able to (Outcomes)

1. Have knowledge about the organization of Input/output unit



Assignment / Questions

Justify the advantages of having DMA.

Course Objectives: To study the different ways of communicating with I/O devices and standard I/O interfaces.

Learning Outcomes: Have knowledge about the organization of Input/output unit.

Signature of Faculty

MAL SOUTHING	I ESSON PLAN	2013-14
	Unit-VII	Regulation: R11

Name of the Faculty: Abhay Kumar Unit VII INSTRUCTIONAL OBJECTIVES:

Subject Computer Organization

Subject Code 6754012

To study the design of pipeline and vector processing system.

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Parallel Processing	50	TB1	PPT
2	Pipelining	50	TB1	PPT
3	Pipelining	50	TB1, TB3	PPT
4	Arithmetic Pipeline	50	TB1	Chalkboard
5	Arithmetic Pipeline	50	TB1	Chalkboard
6	Instruction Pipeline	50	TB1	Chalkboard
7	Instruction Pipeline	50	TB1, TB4	Chalkboard
8	RISC Pipeline	50	TB1	Chalkboard
9	Vector Processing	50	TB1	PPT
10	Array Processors	50	TB1	PPT

On completion of this lesson the student shall be able to (Outcomes)

1. Have knowledge about the organization of Arithmetic and Logical unit.

2. Understand the design of the Control unit.



ASSIGNMENT Unit-VII

2013-14

Regulation: R11

Assignment / Questions

Using diagram design a RISC pipeline.

Course Objectives: To study the design of pipeline and vector processing system.

Learning Outcomes: Have knowledge about the organization of Arithmetic and Logical unit.

Signature of Faculty

	LESSON PLAN Unit-VIII	2013-14	
		Regulation: R11	

Name of the Faculty: Abhay Kumar Unit INSTRUCTIONAL OBJECTIVES:

Subject Computer Organization VIII

Subject Code 6754012

To understand the design of multiprocessor system.

Session No	Topics to be covered	Time	Ref	Teaching Method
1	Characteristics of Multiprocessors	50	TB1, TB3	Demonstration
2	Difference between multiprocessors and multicomputer	50	TB1	Demonstration
3	Interconnection Structures	50	TB1	PPT
4	Interconnection Structures	50	TB1	PPT
5	Interprocessor Arbitration	50	TB1	Chalkboard
6	Interprocessor Arbitration	50	TB1	Chalkboard
7	InterProcessor Communication and Synchronization	50	TB1	PPT
8	InterProcessor Communication and Synchronization	50	TB1	PPT
9	Cache Coherance	50	TB2, TB4	Chalkboard
10	Shared Memory Multiprocessors	50	TB2	Chalkboard

On completion of this lesson the student shall be able to (Outcomes)

1. Understand the design of Memory unit.



Assignment / Questions

Specify the difference between multiprocessor computer system and multicomputer based system.

Course Objectives: To understand the design of multiprocessor system.

Learning Outcomes: Understand the design of Memory unit.

Signature of Faculty